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SECTION 1
INTRODUCTION
The following report represents the results of the Scatterometer study task under
Jet Propulsion Laboratory (JPL) contract number 956524. The objectives of the
study were (1) to define a set of hardware similar to the Seasat A configuration
and requirement and suitable for installation and operation aboard a NOAA-D bus,
and (2) to provide a budgetary cost for one (1) protoflight model.
The scatterometer sensor is currently conceived as one of several sensors for the
Navy Remote Ocean Sensing System (NROSS) Satellite Program.
Deliverables requested as part of this study effort were to include a final
report with appropriate sketches and block diagrams showing the scatterometer
design/configuration and a budgetary cost for all labor and materials to design,
fabricate, test and integrate this hardware into a NOAA-D satellite bus.
The initial schedule called for completing the study and delivery of the final
report by May 31, 1983. However, problems encountered in the development of the
budgetary cost delayed completion of the study by approximately ten (10) days to
June 8, 1983.
The "budgetary cost" requested by JPL and submitted with this report are to be
considered as Not-To-Exceed (NTE) costs.
The hardware configuration selected during this study is similar to that
(`g developed during a study performed for NASA-Goddard Space Flight Center (GSFC),
and completed, to a lesser extent, in March of 1982. This configuration consists
of two (2) hardware assemblies -- a transmitter/receiver (T/R) assembly and an
integrated electronics assembly (YEA). The T/R assembly as currently conceived
is best located at the extreme opposite end of the satellite away from the solar
array assembly and oriented in position to enable one surface of the assembly to
have unobstructed. exposure to space. The IEA is planned to be located at the
bottom (earth viewing) side of the satellite and will require a radiating plate
whose exact dimension will be determined during a preliminary design phase.9
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Seasat A design concepts are adaptable and will be used in a possible modified
form factor for the T/R assembly. The IEA, however, uses a flexible digital
technique (versus analog for Seasat) for processing the scatterometer data and is
considered a completely new design. The antennas will be similar to SASS scaled
to the new frequency and containing one polarization only.
There are available in storage at the General Electric Company some SASS residual
hardware in addition to antenna materials, assembly fixtures, shipping
containers, and mass models. This material is planned for use during the design/
development phase of the NROSS scatterometer. Details to the extent this
material can be used for the NROSS program is given in this report.
f
r
L -_
a`a
"al'
SECTION 2
SYSTEM ANALYSES
d,
i-
r
0
Ii,
Ai
I
SECTION 2
SYSTEM ANALYSES
2.1	 LINK CALCULATIONS
Link	 calculations
	 are performed based	 on	 the	 oo values	 updated	 for	 the	 NROSS
Scatterometer	 Performance	 Specification.	 The updated	 instrument	 design
parameters are employed to generate the Doppler cell link parameters, the antenna
gain parameter (G/Go ) 2 , the received power P R , Kp - value, and the SNR.
where:
ao	=	 Normalized Radar Cross Section.
G/Go	 =	 Ratio of antenna gain at a specific beam angle relative to the
gain at the antenna beam center.
PR	=	 Power received at the Scatterometer antenna.
r
Kp	 Normalized Standard Deviation.
SNR
	
	 Signal-to-Noise Ratio at the input to the digital signal
processor.
The Kp equation must be modified for digital signal processing. The new value
of KP
 is then adapted to the link calculation. The optimal number of the
r	
Fourier components of each doppler cell and the effects of the long gate are the
j
	
	 minimum necessary factors to be considered in modifying the atrivation of KP.
Other factors, which are found to influence the Kp estimate, will be incor-
porated in the Kp equation for the digital signal processor.
1..
r	
2.2 ERROR ANALYSIS AND BUDGET
A -	 There are three primary factors which affect the accuracy of the 00
 They are communication noise, attitude pointing uncertainty, and instrument
processing errors.
2.2.1 COMMUNICATION NOISE
!!^_
	
	
The accuracy of the a  measurement relies on the accuracy of the measurement
of the received power P R . PR is estimated by computing (PSN - PN ) where
Lt
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PSN is the estimated power of signal plus noise (S+N) and P N is of noise
power only (N). The error budge; of the PR estimation is given by the equation
for KP as shown:
2	 1/2
KP = CJ (1 +	 ) + ^ (S)2
1	 2
where N1
 is the number of independent samples of signal plus noise power and
N2 is the number of independent samples of noise only power. The following
will be resolved and accommodated in the Kp equation:
a.	 Long Gate Effect
The gate-open period (t )i where i = 1 to 6, is fixed for each an-
tenna beam for the whole orbit. The integration period (tSN)i for
the signal plus noise is set less than (tG) i in order to maximize
the return signal power for all cases of spacecraft altitude and poin-
ting angles. During the time period (tG)i - (t SN)i, only
communication noise is integrated which degrades the PR measurement
data. The amount of this degradation will be analytically obtainer and
incorporated in the Kp equation.
The doppler spread is a function of orbit position in addition to antenna beam.
The number of samples per cell will be optimized to insure a valid measurement
for each doppler cell throughout the orbit.
t	 2.2.2 ATTITUDE POINTING UNCERTAINTY
C The antenna squint angle along with the uncertainty of the S/C attitude and
altitude cause uncertainty in the doppler cell area, the value of r/G o , and the
slant range (Rc) from the spacecraft to the center of the doppler cell. The
uncertainty in slant range is taken into account by extending the return gate
r±	 timing. This wider gate reduces the detected SNR by integrating noise only. The
effect of the reduced SNR on KP
 will be derived. The measurement error
introduced into a° by the changes in cell area and G/G o will be defined in
terms of the uncertainty of the S/C attitude and altitude and the antenna squint
angle through the analysis of the doppler resolution link and G/Go.
^i
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2.2.3 INSTRUMENT RELATED ERRORS
Instrument bias errors such as antenna, transmitter, receiver, quantizing, gain
uncertainty, finite arithmetic and the errors P7sociated with the FFT application
will be evaluated and error budgets will be determined for the instrument.
2.3 MEASUREMENT REQUIREMENTS
The NROSS Scatterometer is required to measure the wind speeds of 4 m/sec. at
earth incidence angles from 200 to 60°. The expected maximum and minimum
power (P R ) will be calculated for worst case values to ensure that the receiver
dynamic range is large enough to meet the calculated value at each end of the
range. The expected doppler spread will be obtained through the resolution cell
link analysis.
2.4 CALIBRATION REQUIREMENTS
The calibration requirements on the factors which critically influence the
performance of the Scatterometer will be defined. These factors include K P -
values, dynamic range of the processor, the maximum co bias error, geometric
separation between o° measurements and the swath width.
2.5 RETURN SIGNAL SIMULATION
A computer program will be generated to simulate the Scatterometer return signal
present at the antenna. This signal will be used to estimate the system
performance of the Scatterometer Processor. A white gaussian noise generator
will be used to produce narrowband gaussian noise with variable power level
corresponding to the expected Scatterometer return signal power.
2.6 CELL REGISTRATION
The area of interest on the ocean surface that is illuminated by the transmitter
fan beam signal is 785.4 km on each side of the spacecraft. This swath will be
divided into one near nadir cell and 24 wind vector cells, on each s i de of the
spacecraft for 25 km x 25 Km cell resolution. The relationship between the
doppler frequency of the return beam and the corresponding position on the ocean
surface is a function of the velocity of the satellite, geometry, transmit
antenna, and the rotation of the Earth.
TP-2325A	 2-3
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The geometry of the situation dictates that only the 24 doppler cells in the wind
vector swath vary sufficiently to require correction. The center frequency of
the doppler cells can be found to vary sinusoidally as a function of orbit
position. Each doppler cell for each antenna is defined by a unique sinusoid.
Thus, for one-half of the spacecraft, 3 antennas x 24 doppler cells or 72
different sinusoids are required to define the behavior of the doppler center
frequencies. The center frequency is given by:
fo = fm +af sin (2t +ro)
where
fo
	= doppler center frequency
fm	= nominal doppler center frequency
of	 = maximum exercursion of the sinusoid
afa
	= ascending orbit
afd	= descending orbit
t	 = TI	 S
T PT
P =	 Orbital periods in seconds.
I =	 Integer value of Ta/T
Ta =	 Time from ascending node for each orbit,	 sec.
4 =	 Phase angle of ± 1800 for ascending or descending orbit.
Unique values	 offm ,	 afa ,	 and	
"id	 exist for	 each	 of	 24	 cells	 for	 each
antenna fo must be corrected for each cell as a function of position in orbit.
An optimal value for N will	 be chosen
	 from the	 point of	 the accuracy	 of the
t
coregistration and the simplicity of the signal processing.
After an algorithm is established, the error 'actors affecting the cell
registration accuracy will be considered. These Include the antenna squint
angle, the spacecraft attitude and altitude and ti:c constant change of the
2-4	 TP-2325A
Kq
1 antenna azimuth angle with respect to the spacecraft subtrack. The mex'r,um total
error effect caused by these factors will be estimated and this result is applied
to	 determine
	 the	 necessary	 time	 between	 the	 successive	 measurements of	 each
antenna.
r
The Earth rotation also causes the change of the incidence angle of the center of
the doppler cell.	 An equation will	 be obtained to describe the relation between
the change of the incidence angle and Earth rotation.
An antenna azimuth angle of -115 degrees for Beam 5 will be investigated on the
basis of cell registration and digital signal processing.
I,
2.7 DIGITAL FILTERING
w -	 A Fast Fourier Transform has been selected to perform Digital Filtering for the
SS Scatterometer. This selection was based on a study performed by General
Electric Company under contract for Langley Research Center (PO #L518B and
8163B). Analysis will be developed to determine the effect of the FFT on KP.
These effects include finite arithmetic in addition to the sin X/X filter
characteristics. Selection of optimum !)ardsplitting channels, selection of
filter bandwidths, and selection of sample rates and aliasing effects will be
optimized.
2.7.1 IF CHANNELS
An equation will be obtained which describes the relationship between the
expected doppler signal vs. the signal received interval for each antenna beam.
The equation defines the expected variations in the return signal (see Figure
2.7-1).
The return signal will be divided into four IF channels (as `llustrated in Figure
2.7-1). In this figure, t i and s i (i = 1, 2, 3, 4), represent the times when
the FFT starts and finishes processing the signal contained in each IF channel.
ti and s i will be fixed for each antenna beam throught the orbit. IF i , the
bandwidth B i , t i
 and s i (i = 1, 2, 3, 4) of each channel are the parameters
which define the FFT signal processing scheme. A requirement for B i is:
B1 * B 2 + B3 B4 the maximum doppler frequency spread.
r
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Figure 2.7-1. Doppler Return Vs. Received Time
Since the FFT processor is designed to perform a 256 point FFT on the received
signal, the me.cimum bandwidth (B i ) that can be processed in the ith channel by
one FFT is:
	
B i = 256 ( s
	)
If, however, (k) FFT's are being performed during the return signal, B i is then:
Bi = 256 ( ss k t )
	i 	 i
	{	 The term Ws i  - ti ) is the frequency separation of the Fourier components of
the FFT. The number of these spectral lines, or bins, accumulated determine the
	
rf	 bandwidth of the filter and accordingly, the spatial tasolution.
2-6	 TP-2325A
1The input and output ports of the FFT will be fixed to 256. Thus the value of
B  fixes the spacing between the Fourier components of FFT, which necessarily
determines the number of Fourier components belonging to each doppler cell. The
spacing between the Fourier components is such that the a° estimations
derived from the PR
 measurement by three antenna beams do not degrade the
accuracy of the estimation of the wind velocity vector when they are combined.
The IF channel bandwidths to be used for processing the signal of each beam will
be determined depending on the maximum expected doppler spread for all conditions.
Another factor which governs the IF channel bandwidth is the frequency components
located near the upper or lower boundaries of the IF channels. Due to the
differences between the Low Pass Filters (LPF) implemented in each IF channel
prior to the FFT Processor, the Fourier components from the different IF channels
U 
cannot be combined to obtain a :ependable power measurement. A solution will be
given by overlapping the IF channels well enough so that any doppler cell will be
completely contained in one of the IF channels (see the hatched area of Figure
2.7-2). The overlapping regions will be defined .
I
I
C	 1 =
C I	 f
2.7.2 TIME-SHARING
A cost effective design of the 256 point FFT Processor dictates a time-sharing
technique to process the doppler returned signal for each IF channel. The time
period s  - ti should be fixed as close to t i as possible where -ri is
the time period when the leading edge of the doppler return signal is received by
the receiver with the communication noise superimposed on it (see Figure 2.7-3).
A baseline time-sharing scheme is shown in Figure 2.7-3. The hatched area in
Figure 2.7-3 is either when only the communication noise is processed during S+N
measurement period or when the doppler returned signal is ignored although the
receiver actually received S+N. The time-sharing scheme will be obtained by
minimizing the hatched area.
2.7.3	 DOPPLER CELL GENERATION
Lf The return signal will	 be divided in four distinct frequency bands. Each band
will be further subdivided into 256 frequency bins by processing with a 256 point
C
FFT. A total of 1024 frequency bins on power spectral	 lines will	 be generated
across the total	 doppler bandwidth. Doppler filters are generated by selecting
TP-2325A 2-7
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Figure 2.7-3. Baseline Time-Sharing Scheme
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the appropriate number of adjacent frequency bins to generate a corresponding
doppler cell. This filtering is based on the frequency to spatial relationship
required to maintain cell resolution across the ocean surface. The coregistra-
tion problem involves adjusting the selection of Fourier bins based on-orbit
position. Analysis will be performed to define the effects of interference on
adjacent doppler filter cells due to finite bin bandwidth as well as the filter
characteristics themselves. Preliminary studies indicate that Hann weighting of
the FFT output improves cell to cell isolation significantly.
2.7.4 THE NUMBER OF MEASUREMENT OF S+N AND N
The results of the analyses mentioned so far determine the number of independent
samples of the doppler cell and the effect of a long gate for PSN and PN
measurements. The Kp equation will be modified bas-ad on these results.
w ^
In Appendix B-2 of the NOSS Scatterometer Specification, an attempt was made to
obtain an optimal number of S+N and N-only measurements during one measurement
period TM. The updated Kp equation will be applied to improve the optimal
number of S+N and N-only measurements, following the same scheme described in
Figure 3 of Appendix B-2, NOSS Scatterometer Specification. This method gives
the same number of Fourier doppler samples for S+N and N-only measurements while
I
minimizing the K P values.
2.8 ELECTRONIC CIRCUITS AND GAIN STABILITY
K  estimation is directly affected by changes of the transmitters power, the
transmit wavelength, the antenna pattern, miscellaneous system losses, L s , and
the measured received power P R. This is known through the equation:
64 3 R4 PR
Qo =
PTx2 Ls Got
 (G/Go
 ) 2 A
where
R	 =	 The range to the center of the cell.
A	 =	 Cell area.
Go	The peak antenna gain.
r	
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The effect of the degradation of P T and a on ao equation will be obtained
through the co
 equation and will be checked by the test results.
The stationarity of the receiver/Scatterometer Processor relies on the stability
of the receiver circuit, A/D converter, FFT processor, Hanning window and the
other electronic circuits of the Scatterometer Processor. The gain stability of
the Receiver/Scatterometer Processor as a whole will be obtained through test.
2.9 IN-ORBIT CALIBRATION REQUIREMENT
The instantaneous performance characteristics of the transmitter, the receiver
and the signal processor are the fun(.z.ental factors that dominate the accuracy
of the ao measurement. The basic concept employed to determine the r:,dtimal
measurement rates on board is to calibrate as frequently as possible in order to
guarantee the instrument performance. However, since calibration runs reduce the
amount of valid data, the calibration rate is selected to maximize data acquired
while maintaining system performance.
The transmitter output power will be continuously monitored and downlinked in the
TLM data stream as it was done for the Seasat A Scatteromcter. The Receiver/
Scatterometer Processor will be calibrated with a calibrated noise source. The
analysis and the verification of the stability of the Receiver/Scatterometer
Processor will be used to determine the calibration period in addition to the
number of noise samples required to maintain valid noise only data.
1
SECTION 3
HARDWARE CONFIGURATION
3.1 MECHANICAL DESCRIPTION
The NROSS Scatterometer consists of a Transmit/Receive Assembly, an Integrated
Electronics Assembly (TEA) and six Fan Beam Antennas, with associated waveguide
and wire harness interconnections. The total weight of the instrument will be
(	 approximately 246 lbs. (112 kg), not including antenna deployment mechanisms and
launch restraints.
3.1.1 SATELLITE DESCRIPTION, INTERFACES AND ASSUMPTIONS
For purposes of this study, it is assumed that the Scattometer will be carried by
a NOAA-B type spacecraft. The Integrated Electronics Assembly (IEA), a 20 lb.
(9.1 Kg) box dissipating 32 watts, mounts on the earth facing side of the
spacecraft and requires 1.6 ft2 radiation area.
1	
The T/R assembly which weights 120 lb. (54.4 Kg) and dissipates 112 watts,
(	
requires a cold space view and a louvered radiator of 5.3 ft. 2 area.
I
The six antennas will be deployed from a point near the T/R assembly, to minimize
waveguide length and weight.
	 Figure 3.1-1 shows the locations of the
Scatterometer hardware. It is assumed that the Scatterometer components will be
r	provided with indpendent thermal controls, and will be isolated from the
spacecraft structure so that their heat will not be dissipated to the vehicle.
Hard mounting points will be provided on the Spacecraft Equipment Support Module,
to attach the 120 lb. T/R assembly and the 20 lb. IEA, by means of thermally
insulating standoffs.
3.1.2 SENSOR MECHANICAL CONFIGURATION
l:
3.1.2.1 Transmit/Receive Assembly
The T/R assembly contains the RF components of the Scatterometer, all mounted to
a 32 in. x 24 in. plate, which acts as support and thermal integration
C structure. The equipment arrangement is shown in Figure 3.1-2. The T/R assembly
will be configured to mount on the -Z side of the ESM, with waveguide ports
located on the +X and -Y faces of the box.
11	 TP-2326A	 3-1
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Figure 3.1-2. T/R Assembly Mounting
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Table 3.1-1 tabulates the major components of the T/R assembly, with their
weights and power dissipations. Interconnecting waveguide, wire harness and
structural components are not currently defined, but will be similar to
components of the NOSS Scatterometer. The principal difference is the support
structure which attaches the T/R assembly to the spacecraft. This will be a new
design, developed to meet program thermal and environmental requirements.
Table 3.1-1. T/R Assembly - Components
WEIGHT
(LB.)
THERMAL DISSIPATION
(WATTS)
SS/LO 7.50 12.0
FREQUENCY SOURCE 1.69 10.0
HVPS 24.15 30.5
TWT 14.99 37.1
4 PORT CIRC.
0.31 --
DIODE MIXER
INPUT CIRC. 0.14 --
OUTPUT CIRC. 0.25 0.3
DIRECT DETECT. 0.31 0.9
ASM 5.30 6.0
LNA .88 14.2
ISO ADAPT.	 1 0.19 --
DOWNCONVERTER 0.20 --
ISO ADAPT. 2 0.19 --
LOW PASS FILTER 0.18 0.3
W/G COMP.	 1 0.30 --
BAND PASS FILTER 1 .308 --
W/G COMP. 2 .308 --
CAL. NOISE SOURCE .278 0.3
CURRENT SOURCE .136 --
BAND PASS FILTER 2 .132 --
BAND PASS FILTER 3 .102 --
iI
S
L
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3.1.2.2 Integrated Electronics Assembly (IEA)
The IEA provides a lightweight, rugged package to contain the low voltage power
supplies, digital control circuitry and signal processor of the Scatterometer.
It consists of an aluminum dip-brazed housing, having provision for 19 plug-in
printed circuit assemblies, 3 hard wired chassis and a modular, bolt-on power
supply. Table 3.1-2 shows the number of piece parts, and number of boards/type
boards for each principal IEA function.
I
Table 3.1-2. IEA Digital/Discrete Characteristics
IEA
PARTS QTY/DESIGNS MODULES DRAWINGS
-- -- -- 26
DC/DC Converter 142 1/1 Type D 7 23
Dig. Controller 539 5/5 Type A -- 17
Scatt Processor 1355	 (IC) 14/1 Type A -- 33
Total 2036 19/1 7 99
Interconnection is accomplished by a multi-layer "motherboard" backplane, which
carries power and internal signals only. Each circuit board which communicates
to the external harness is equipped with a flexible cable interface, soldered to
a connector hard mounted to the board frame. This concept originated in the SASS
IEA and was refined and used on several Electronic Packages on the DSCS III
vehicle. Figure 3.1-3 shows the general arrangement and number of circuit boards
per subassembly. It has proven to be a reliable, producible packaging
arrangement, easy to disassemble for troubleshooting or replacement.
The basic modular unit of the IEA is a multi-layer printed circuit board, meeting
MIL-P-5510 requirements, which is capable of mounting 60 logic IC's, or an
equivalent arrangement of discrete parts, IC's and hybrids. Parts are mounted by i
planar solder reflow to enhance producibility and maintainability. Attachment 	 4
and mounting methods meet or exceed the requirements of NH85300.4 (3A-1).
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Figure 3.1-3. Integrated Electronics Assembly
The IEA thermal dissipation is estimated to be 97 watts which must be radiated to
space. This will cause major revisions in the design of the IEA structure from
the NOSS baseline. A detailed thermal model will be generated for the IEA to
guide the packaging design, in order to assure that all parts will operate within
their derated temperature limits.
'	 The design of the IEA structure will assure that the parts and circuits enclosed
((	 will not be subjected to excessive deflections or "g" levels. A stiff, light-
L.'	 weight dip-brazed aluminum housing is proposed, with viscoelastic dampers applied
as needed to limit structural responses to input vibration and shock. A detailed
stress and dynamics analysis is planned to verify the packaging desigp. All
materials will be reviewed and approved for program use.	 Outgassing
characteristics of organics will not exceed 1.00% total weight loss or 0.10% VCM.
TP-2326A	 3-5
The IEA will be designed so as to minimize the use of magnetic materials and will
be vented to assure safe pump-down during the ascent environment.
Hybrid Microcircuits
	 I
Hybrids used in the IEA will be similar to those used in the Galileo NMS Program,
which were designed and manufactured by GE-SSD.
Design Control
Design control for packaging is provided by the use of GE-SSD S30,000 series
specifications. All printed circuit and black box assembly and harnessing
criteria are specified in these documents, which are referenced on drawings.
Maintenance of these standards is coordinated across programs by the GE-SSD
Standard Board, consisting of senior representatives of Engineering,
Manufacturing and Product Assurance functions.
3.1.3 THERMAL
The following is a tabulation of the thermal specification for the NROSS
Scatterometer requirements.
The Transmit/Receive Assembly shall be mounted on the -Z end of the
spacecraft. The surface normal of the radiating surface of the box will be
elevatee 230 above the -Z axis toward the -X axis.
A sun shield will be located around the four sides of radiating surface of
the Transmit/Receive Assembly. The sun shield for the IMP radiator will
constitute one surface of the Transmit/Receive Assembly sun shield. This
surface, as well as the other three surfaces of the Transmit/Receive Assembly
sun shield, will be covered with multilayer insulation.
The mounting surface of Transmit/Receive assembly which constitutes the
primary radiating surface for the box assembly, will be one quarter inch
thick aluminum.
The mounting surface of the Transmit/Receive assembly box will have
dimensions of at least 32" by 24".
The radiating surface of the Transmit/Receive assembly box will be covered
with one or more bi-metallic actuated louver assemblies. The effective
emissivity of the louver assembly, based on the total louver assembly
footprint, will be at least E = 0.6 when fully open.
i^
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Except "or the louver surface of the Transmit/Receive assembly, the other
five su^facos of the box will covered with a multilayer insulation blanket
with an effective emissivity no greater than E - 0.025.
The Transmit/Receive assembly will be conductivity isolated from its support
structure by means of thermal bushings. The quantity and dimensions of the
bushings is TBD.
The LNA oven will be conductivity isolated from its mounting surface in order
to limit conduction to the panel and, therefore, heater power re-
quirements. This isolation shall also include two sections of stainless
steel wave guide to limit conduction via this path.
The LNA will have a thermostatically-controlled heater attached to maintain
its temperature at a nominally constant level. The thermostat on-off dead
band will not exceed 3 0C. A tentative set point of 32 0C to 350C is
selected. This circuit will consist of a control and over-temp. thermostat
circuit in series with the heater. Should reliability indicate, this circuit
may have to be redundant.
The crystal of the frequency standard will be maintained at a constant and
precise temperature by means of an internally designed heater/ thermostat.
The tentative set point for this thermostat is 650C.
The wave guides entering and leaving the Transmit/Receive assembly will be
wrapped with multilayer insulation from the box interface to the antenna
interface. Any cable runs between the Transmit /Receive assembly and the IEA
assembly will be similarly wrapped with multilayer insulation.
Subject to more detailed analyses, a protective heater circuit or circuits
shall be mounted to the Transmit/Receive assembly mounting plate to limit its
minimum temperature to -250C in the off mode. This circuit will be
thermostatically -controlled ( control and oaar -temp. thermostat). A tentative
heater size of 25 watts is specified.
The IEA assembly will be mounted to the +X surface of the NOAA-D.
The primary mounting surface of the IEA will be earth-facing and will serve
(	 as a space radiator.
The IEA assembly will be thermally isolated from its mounting structure by
({	 means of thermal bushings.
I.
Except for the earth-facing radiator, the IEA box will be covered on the
remaining five sides, with a multilayer insulating blanket with an effective
emissivity less than 0.025.
The radiating surface area of the IEA box will be at least 1.6 Ft2.
^,.
	
	 The IEA radiator will be covered with 5 mil silvered teflon or optical solar
reflectors (OSR).
TP-2326A
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All components in the Transmit/Receive assembly box and the IEA box with
significant power dissipation will be mounted with thermally conductive
interface material between the box and its mounting surface.
The IEA box will be fitted with a thermostatically-controlled heater to
maintain its temperature above -25 0C during powered-down conditions. This
circuit will conta i n a control and an over-temp. thermostat wired in series
with the heater. Should reliability analysis indicate a need, this circuit
may have to be redundant.
3.1.4 MECHANICAL GSE
The Mechanical Ground Support Equipment (MGSE) required for the NROSS Scattero-
meter Electronics is listed in Figure 3.1.4-1. This equipment will be similar in
function and design to the SASS Scatterometer MGSE supplied by GE for ,;he Seasat
Program. In addition to listing the MGSE items, Figure 3.1.4-1 also tabulates
the quantity required, heritage from the SASS Program, and applicable remarks.
The following paragraphs provide a function and conceptual description of each
item. MGSE required for the antennas is described in Section 3.2.2.
3.1.4.1 Shipping Container
The Shipping Container will provide protection and a handling capability for the
Electronics Boxes during all phaseb of transportation and storage. The design 	 '.
will be similar to the SASS shipping container defined on GE Drawing
470235021 -SC-1. The construction is of exterior plywood with a hinged cover and
a weather gasket at the junction between the cover and lower portion, to preclude
the entry of contaminants into the box when closed and latched. Metal corners,
handles, latches, and hinges comprise the hardware items for the container and
the bottom of the box contains skids for fork lifting. 	 -(
Provisions for shock mounting the Electronics Boxes are also provided. The
Electronics Boxes are mounted to the handling frame which scrves as a shipping
fixture. The handling frame is attached to the shock mounts. The handling frame
also contains provisions for mounting a 15G recording accelerometer.
The handling frame and the Electronics Boxes will be wrapped and sealed in a
polyethylene bag containing activated desiccant packages, to maintain a low
humidity environment during shipment or storage. 	 This wrapping shall be
3-8	 TP-2326A
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considered a consumable item, subject to replacement when it is no longer
serviceable. The wooden material of the container will be treated, primed and
painted to provide required preservation.
A nameplate per GE Drawing NP206401 will contain the following information:
"Shipping Container - T/R Assy and IEA"
Model "NROSS Scatterometer"
DWG. - (As Applicable)
NROSS Contract No. (as applicable)
This nameplate will be permanently attached to the lid of the shipping container.
Additional information such as handling, lifting Fid tie down instructions, along
with the weight of the loaded container, shall be stenciled on the exterior of
the bnx at appropriate locations.
This container will be considered a reuseable item, and with reasonable care,
should have a service life of five years.
3.1.4.2 Handling Dolly	 l
This dolly will provide support and limited mobility to the T/R assembly during
assembly and testing. It shall consist of a lower framework with trunnion posts
and removeable handling frame, and shall be similar in concept to the SASS
	
«
Instrument Dolly, defined by GE Drawing 47J235000-DY-01. The low framework shall 	 I
I	
contain lockable, brakeable casters at each corner to provide maximum
	 fR
maneuverability, and the trunnion posts shall contain retractable locking pins to
permit the handling frame to be locked in either a horizontal or vertical
attitude.
I
The removable handling frame will contain the Electronics Box Interfaces and will
`	 be double as a shipping fixture as described above.
	 The dolly will be
	
.I
a'	 )
I	 constructed of weldable structural a l uminum to preclude the need for painting,
and all hardware shall be stainless steel. 	 i
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3.1.4.3 Handling Sling
This sling will provide the capability to lift the Electronics Box during the
various phases of final assembly and systems testing. It will resemble, in
concept, the SASS Sling defined on GE Drawing 47E235010-56-01. It will consist
of a single spreader suspended by a double cabled pear link, with two cabled
risers at each end of the spreader. The interface between the sling and the T/R
assembly will utilize attach fittings which can be secured to lift points on the
box. The sling will be proof loaded to 2-1/2 times the maximum load it will be
expected to lift, and will be permanently marked with appropriate proof load and
safe load information. The sting shall be constructed of non-corroding materials
to preclude the need for painting.
3.'..4.4 Master Drill Jigs
These Jigs will provide the agreed upon interface between the NROSS Scatterometer
Electronics Boxes and the NROSS spacecraft structure.
a. Two Master Drill Jigs which will be used to check and validate the other
four drill Jigs.
b. Four drift Jigs :
 two to be used by GE for installing the interface holes
into the T/R assembly and the IEA, and two to be used by the NROSS
spacecraft contractor for installing the interface holes in the space-
craft structure.
c. All of the drill Jigs shall be of precision aluminum plate with
interface hold locations bushed as required.
d. Identification markings and usage instructions shall be permanently
etched or engraved at appropriate locations on the drill Jigs.
e. Each drill Jig shall have its own storage/shipping container to protect
it from unfriendly environments, mishandling or damage during periods of
fnon-use or during transport.
3.1.5 STRUCTURAL/THERMAL
Detail structural and thermal designs and analyses for the Electronics Package,
antennas and interconection waveguide and harness assemblies, will be conducted
for the Protofllght Model (PM). The PM Electronics Package will also be used to
develop internal waveguide and harness layout, eliminating the need for a
separate mockup.
G
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Structural and thermal activities for the protoflight of the Electronics
Assemblies include production liaison during fabrication and assembly, and
support and monitoring of the qualification and acceptance tests to be performed
on the hardware.
Fabrication and testing of the antennas will be conducted at the antenna
contractor's facilities.
3.1.5.1 Structural
Design and analysis of the Electronics Packages and antenna structures will be
performed by the instrument contractor. It is assumed that interconnecting
waveguides and harness designs will be developed by the vehicle contractor, based
on information provided by the instrument vendor (GE).
The SCATT instrument will meet all performance specifications during the required
three in orbit life after the exposure to the pre-launch, launch, and orbital
environments.
The pre-launch environments include: 	 fabrication, integration, qualifaction
and/or acceptance tests, handling, storage, transportation, and launch site tests.
3.1.5.1.1 Random Vibration
The expected vibration exposure at launch is enveloped by the power spectral
density tabulated in Table 3.1.5-1.
Table 3.1.5-1. Random Vibration Flight Levels
All Instrument Axes at Mounting Interface
FREQ. (Hz)	 PSD (g2 Hz
10 - 20 0.0
20 - 80 Increasing at 10 dB/octave
80 - 600 0.04
600 - 2000 Decreasing	 at 10 dB/octave
Composite 7.0 gros
a
tJ
i
it
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3.1.5.1.2 Quasi-Static Loads
The SCATT instrument will be designed to withstand the quasi-static loads
specified in Table 3.1.5-2. The listed factors of safety will be applied.
Table 3.1.5-2. Quasi-Static Loads (g)
t
1^.
t
F
Event	 Direction*	 Comment
X	 Y	 Z
Lift-Off	 + 6.5	 + 3.0	 ± 5.0	 Any Combination
Factors of Safety
Yield 1.4
Ultimate 1.8
*Direction is given in Shuttle coordinate system
:^	 I
r
e	
Ir
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3.2 ELECTRICAL CONFIGURATION
3.2.1 ELECTRICAL INTERFACES
3.2.1.1 Power
Due to the large repetitive current surges required by the Scatt Transmitter,
separate input power busses are required. The baseline Scatterometer design
(represented by the ROM cost of section 8.0) can accomodate the following
interface requirements. Additional requirements such as source failure
transients or other long term transients ( >50 ms duration) imply changes to the
design and may incur some additional costs above the baseline.
t
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3.2.1.1.1 +28 VDC Main Bus (Regulated Bus)
DC Voltage:
	 +28 + 0.56V.
Source Impedance	 0.3 ohms max for DC to 100 KHz.
Ripple:
	 100 my p-p max for 100 Hz to 100 KHz.
Switching spikes: 	 my peak max
1 u max Duration
50,000 pps max rep rate
Power Consumption Average: 142W max 008W Typical)
Power Consumption (Peak):	 165W max (128 Typical)
Loaf Current Ripple:
	
2% of Ave. Current
Load Current Transients:
	
+20% Max. of Ave current
(The peak power specified	 20 ms max duration of peak
above represent repetitive 7% max Duty Cycle
current surges during power 100000 A/sec max di/dt
strobing of circuitry)
In rush current 0 turn-on: 	 2 times max normal current 100,000 A/sec max di/dt
3.2.1.1.2 Pulse Load Bus
DC Voltage:
	
+28 + 4 VDC
^.	 Source Impedance: 	 0.3 ohm max for DC to 100 KHz
` f	Ripple:	 500 my
 p-p max for 30 Hz to 1 MHz
Voltage Spikes:	 4v peak max for 10 ms max
Power Consumption:
E: Average:	 11OW max (20 W Typical)
Peak for 28 ± 0.56V input: 	 309W max (252 W Typical)
Peak for 28 + 4V input:	 334W max (272 W Typical)
(Note that peak currents are higher as the input voltage deviates more from the
.,	 nominal)
14A peak max
100,000 A/sec max di/dt
5 ms nominal duration
16 ms nominal rep. period
8A peak max
100,000 A/sec max di/dt
Variable duty cycle
10 to 50 KHz fundamental Frequency
Load Current Transients:
(includes turn-on in rush
current)
Load Current Ripple:
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3.2.1.1.3 Switched Telemetry Bus
The Scatterometer can accept an isolated Switched Telemetry Bus voltage to be
used for temperature monitors.
3.2.1.1.4 Interface Power Bus
If required, the Scatterometer can accommodate an Interface Power input of 10 +
0.5 VDC for powering the interface circuits. Alternatively, the Scatterometer
could generate its own isolated power for interface circuits.
3.2.1.2 Grounds
The Scatterometer can maintain 100K ohm isolation between all grounds except that
the Signal and Chassis grounds must be tied together (Note that the Signal Ground
need not interface with the Spacecraft if an interface ground is used. Signal
ground is defined as the secondary ground of the DC/DC converter of the
Scatterometer).
If an isolated interface ground is required the potential between this ground and
the chassis ground must be kept to less than + 0.5 volts.
3.2.1.3 Input Commands
i1
'r
It is anticipated that the Scatterometer will require the following commands:
t 1. SCAT ON	 - Power up ali functions except HVPS
2. HVPS ON	 - Power up	 High	 Voltage	 Power	 Supply	 if	 SCAT	 ON	 was
' previously sent
3. HVPS OFF	 - Power down HVPS
4. SCAT OFF	 - Turns of all functions, including HVPS, except heaters.
'r, 5. HEATER ON	 - Turns on heaters unless SCAT ON cmd has turned the on
,'
"I
1 6. HEATER OFF - Turns off heaters
7. STANDBY
y^ MODE CMD	 - Turns of high voltage to TWT	 (no transmit pulses)	 all
IIII other functions as in normal operating mode.
i•
8. Continuous
l l Cat Mode	 - Noise only	 and	 Noise	 +	 reference	 signal data	 taken
continuously (no transmit pulses)
TP-2326A 3-15
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9.	 Operating
Modes	 -	 Normal operating modes. Some candidates are:
a. Both sides m 25 Km cell size
b. Left Only	 at 12.5 km in-track
C.	 Right Only	 all size
3.2.1.3.1 Discrete Commands
For commands 1 thru 6, above, it is recommended that the commands be 28v pulses
of approx 60 ms duration to activate latching relays directly. This facilitates
isolation of command return from other grounds.
3.2.1.3.2 Impulse Commands
For commands 7 thru 9 logic level commands are recommended. If an i solated +10v
interface bus is used the logic levels should be +10 +0.7V and 0 + 0.2 volts.
Even without an isolated bus the 10v CMOS compatible logic levels will give
better noise immunity than TTC levels. The commands could also be referenced to
Signal Ground if zero isolation between Signal Ground and chassis ground is
acceptable. The commands can be pulse type where the last command sent will
determine the Mode of operation; or levels if the sender assumes responsibility
for making only one command true at any given time.
3.2.1.4 Input Signals
The Scatterometer could require the following input signals:
1. Orbit Reference Marker - used to calculate latitude for co-regis-
tration. Could occur at equator crossing or some other constant point
in the orbit.
2. Time Code - To time tag data, also may be used for latitude calculation.
3. Data System Timing Signals - If the Scatterometer is to be synchronized
to the Data Subsystem a clock and synch signals will be required. A
clock for shifting and data and a date enable signal may also be
required.
Voltage levels for these signals could be 10V CMOS levels (10 + 0.7V High State,
0 + 0.2V Low State) or TTL levels. Isolated return could be accommodated if it
is guaranteed to stay within + 0.5V of signal ground. Signal Ground could be
used on the return if lack of isolation between Signal and Chassis Grounds is
acceptable.
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3.2.1.5 RF Clock
The Scatterometer contains its own stable clock reference for generating RF power
and no external clock is required.
3.2.1.6 Data Interface
The baseline design (represented by the ROM cost of section 8.0) consists of the
Scatterometer sending data to the spacecraft as a function of its own internal
timing and asynchronously with the spacecraft Data Subsystem. The data could be
sent in a burst once for antenna dwell period, or continuously. The average data
rate will be less than 3 KBS.
The interface consists of three signals:
1. Serial Data
2. Data Clock
3. Data Valid Signal (burst Mode)
or
Frame Start Pulse (Continuous mode)
These signals all originate in the Scatterometer and no acknowledge or the
"handshaking" responses are required or accepted from the spacecraft.
3.2.1.6.1 Data Format
The Data Frame (occurring once for Antenna dwell period) is transmitted on a
single line in bit serial fashion and can be organized into 8, 10 or 16 bit words
depending on spacecraft requirements. There is no word clock and the bits will
have to be counted at the receiving end to permit breaking the frame into words.
1 ly
	 A typical frame would consist of:
32 to 40 bits of synch pattern.
Approx 100 bits of Bi-level Status Info and Time Cods
25 words (50 for 8 bit words) of Signal + Noise Data
25 words (50 for 8 bit words) of Noise only data
Approx 40 words of Analog Calibration and Housekeepig TLM Data
TBD space words
TP-2326A
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3.2.1.6.2 Timing
The timing of the Data, Clock and Data Valid signals can be accomodated to t,-.e
spacecraft requirements. One clock cycle is required to shift out one bit of
data. Data Valid goes TRUE before data during starts and goes FALSE after data
during ends.
3.2.1.6.3 Signal Characteristics
Single ended CMOS levels (+10 + 0.7V High state, 0 + 0.2V 20 state) or dual
complemented TTL levels (e.g. from a DM7830 line drives) are recommended.
Isolated power and ground for these signals can be accomodated provided the
potential between this return and Scatt signal ground is maintained at less than
+ 0.5 volts.
3.2.1.6.4 Alternate Data Interface
If it is required that the spacecraft read the state (instead of the Scattero-
	 j
meter dumping the data whenever it is ready) it will be highly desirable to
synchronize the Scatt timing to the data system timing. This option, with or
without synchronization, is more costly than the baseline approach.
3.2.1.7 Telemetry Interface
Analog temperature telemetry data is derived from resistor/thermistor networks
across the Switched Telemetry Bus and its return. The Telemetry is referenced to
the Switched TLM Bus Return and maximum Signal level is determined by the Bus
voltage. Output impedance and wise suppression can be accomodated to TLM
subsystem requirements.
Bilevel telemetry of relay functions are available. They are derived by placing
a space relay contacts in series with resistors across the Switched TLM Bus and
its return so that Lo State is a short to the S.W. TLM Bus Return and HI state is
	 1
the S.W. TLM Bus voltage thru a resistance of TBD ohms. 	 J
3.2.1.8 Connectors
Separate connectors will be provided for Power, commands/ inputs, data output,
Telemetry, and test points.
All test points will have series resistors to protect the Scatterometer circuitry
from shorts to ground or application of voltage of up to + 28V.
	 'lp,
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3.2.2 ANTENNA DESIGN
3.2.2.1 Antenna Fields-Of-View
Requirements for the antenna fields-of-view and orientation will be defined for
the six (6) antennas of the Antenna Assembly so as to satisfy the Scatterometer
coverage and pattern requirements for the NROSS Scatterometer System. The
desired footprints of the Scatterometer antenna patterns on the surface of the
Earth are shown in Figure 3.2.2-1.
The angles from Nadir to the 176 km and 776 km swath edges are about 17.7° and
53° for the + 45° footprints W. 3, 4 and 6), and 13.2° and 46 0 for the
+650 and -1150 footprints (#2 and 5), for a nominal 830 km orbit height. The
individual antennas will thus be rotated about their axes about 35° and 30°
so as to illuminate the desired footprints with the broad-beam patterns.
One basic arrangement of the antennas for achieving the desired footprints with
minimum beam interference by the antennas is shown in Figure 3.2.2-2.	 The peak
of the narrow-beam pattern	 is	 nearly broadside to the waveguide	 array with a
small	 squint	 angle	 e s	of	 about	 2°,	 thus	 the	 broad-beam	 pattern	 of	 Antenna
#1	 produces a footprint at +450 when the antenna	 is oriented	 at about +1330
as shown, and similarly for the other antennas.
^I
4.i	 I More	 compact alternative	 arrangements	 can	 be	 obtained	 by	 effectively	 sliding
antennas diametrically across to
	
form a	 back-to-back arrangement,	 as	 shown	 in
; I Section 3.1.2.3.
The
	
broad-beam	 pattern	 actually	 lies	 along	 a	 shallow	 cone	 of	 about	 880
half-cone	 angle,	 rather
	
than	 in	 a	 plane.	 The	 orientation	 of Antenna #1,	 for
1
` example,	 would thus be
	
attained by	 first orienting the antenna at +1350 with
the beam pointing toward Nadir, rotating the antenna 350 about its axis toward
+450 ,	 and	 then tilting	 the antenna about 2 0 in	 the 350 plane to correct for
(^ the squint angle.	 The other antennas would be oriented in a similar manner. 	 The
y	 L: tangent plane to the broad-beam pattern would thus lie along the centerline of
the footprint at the beam peak and would gradually curve away toward the edges of
C^
the swath.	 This departure from a straight-line footprint can be corrected in the
data processing algorithms.
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Figure 3.2 . 2-1. Scatterometer Antenna Footprints on Earth
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Figure 3.2.2-2. Basic Arrangement of NROSS/Scatterometer Antennas for
Minimum Beam Interference as Viewed From Spacecraft Looking Toward The Earth
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3.2.2.2 Engineering Model Antenna
The Scatterometer Antenna Assembly consists of six linearly polarized antennas
that are pointed in six different azimuthal directions and inclined Earthward for
the same nominal Earth incidence angle. Each antenna consists of an array of
three waveguide slot arrays mounted on a support member. Four of the antennas
arepolarized vertically W, 3, 4 and 6), and two are polarized horizontally (#2
and 5). The pattern of each antenna is fan-shaped with a narrow azimuthal
beamwidth.
The antenna configurations that are proposed are essentially identical to each
half of the dual polarized antennas that were successfully flown as part of the
Seasat A Satellite Scatterometer (SASS) System. A photograph of that antenna is
shown in Figure 3.2.2-3. The primary differences between the individual SAS" and
N ROSS/ Sc atteromete r antenna results from the change in the center frequency of
the two systems. At 13.995 GHz, the length of the NROSS/Scatterometer antenna is
approximately 109.6 inches, or 4.7 inches longer than the 14.59927 GHz SASS
Antenna.
. r,,
Figure 3.2.2-3. Seasat A Scatterometer (SASS) Antenna
TP-2327A
1
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3.2.2.2.1 Antenna Specifications
The primary RF and mechanical specifications for each antenna of the Antenna
Assembly are summarized in Table 3.2.2-1.
3.2.2.2.2 Design Description
Two separate linearly-polarized slotted waveguide phased arrays each mounted on a
support member, comprise the antenna system. The design of both arrays is
similar, with three waveguides having 138 slots each for both arrays. Broadwall
slots are used in one array to achieve vertical polarization and edgewall slots
in the other for horizontal polarization.
Waveguide corporate feeds are used to excite each array so as to form the fan
beam. The feeds are physically identical except that a set of twists are
utilized to mate the corporate feed with the edgewall slotted array. Each
element of the array is a traveling wave type with a 30-dB sidelobe Taylor
amplitude distribution design. The element provides collimation in the
narrow-beam plane. This approach is a simple means of illuminating the aperture
and is characterized by a low input VSWR and relatively low loss. This method of
power distribution, howsver, requires that a small percent (5%) of the input
power be terminated in a step load at the end of each waveguide element. In
order to achieve a low input VSWR, a nominal beam tilt of 2 0 is incorporated
into the aperture design. In spacing each slot in the array to achieve this beam
tilt, the reflections from each slot tend to cancel and thereby produce the
desired low VSWR.
Baffles are inserted on each side of the broadwall slotted array elements to
provide a more directive slot pattern in the broad-beam plane of the array and
also to reduce any mutual coupling effects across the array. Baffles are not
required for the edgewall slotted configuration since the slot characteristics
are already fairly directive in the broad-beam plane and the mutual coupling
across the array is small.
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Table 3.2.2-1. Antenna Specifications
.4
RF SPECIFICATIONS
Center Frequency
Bandwidth
Beam Tilt from Broadside
Nominal Beamwidth
Polarization
Gain (Peak)
(+18.50
 from Beam Center
in Broad-Beam Plane)
(+240
 from Beam Center
in Broad-Beam Plane)
Gain Slope (+18.5 from Beam
Center in Broad-Beam Plane)
Gain Characteristics
(300 to 400 and -300 to
-40D
 from Beam Center
in Broad-Beam Plane)
(+420 from Beam Center
in Broad-Beam Plane for
At Least One Polarization)
Peak Cross-Polarized Lobes
Sidelobe Level:
I
Broad-Beam Plane
Narrow-Beam Plane
Spurious Lobes:
e > 320 from Beam Peak
(Narrow-Beam Plane)
0 > 360 from Beam Peak
(Broad-Beam Plane)
13.995 GHz
+ 1 MHz
>2.20
0.50 x 250
Linear vertical/horizontal
>32.5 dB Above Isotropic
>24.5 dB Above Isotropic
>20.0 dB Above Isotropic
as a Design Goal
6 1.1 dB/Degree
c 15 to 18 dB Below Beam Peak
as a design goal
<21 dB Below Beam Peak With
<19 dB as a Design Goal
>20 dB Below Beam Peak
>12 dB Below Beam Peak Beyond +420
>20 dB Below Beam Peak
>18 dB Below Beam Peak
>18 dB Below Beam Peak
3-24
	
TP-2327A
Table 3.2.2-1. Antenna Specifications
r.
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1
8 j
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4
p	 ^.
S
IIIr
s < 320 from Beam Peak
(Narrow-Beam Plane)
m < 360 from Beam Peak
(Broad-Beam Plane)
All other Spurious Lobes
Maximum Variation in Beam
Pointing Direction in Orbit
Maximum RF Input Power Levels
Input VSWR
Waveguide Input
MECHANICAL SPECIFICATIONS
Maximum Envelope
Maximum Weight
Minimum Natural Frequency
Minimum Cantilever Natural
Frequency
TP-2327A
>14 dB Below Beam Peak
>14 dB Below Beam Peak
> 20 dB Below Beam Peak
+0.750 and Predictables to +0.20
135 Watts Peak (5 MS Pulse width
and 55-65 PPS Repetition Rate)
i<1.3:1
WR62 Waveguide with UG-419/U Cover
Flanges
320CM X 12CM X 12CM
30 LBS
18 Hz
1.5 Hz
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The array elements are made frim special tolerance WR-51 aluminum waveguide. The
corporate feeds have a WR-62 waveguide input and WR-51 waveguide outputs with
special narrow-width flanges. The use of a complete waveguide approach to the
aperture design yields a configuration with a simple means of aperture
illumination control within a relatively low loss and well matched package.
Structural support and stiffness is provided by WR-137 aluminum waveguides bonded
between two sheets of 0.127 cm (0.050") thick aluminum. This simple sandwich
structure provides an extremely stiff and stable mounting base and is fabricated
with standard waveguide extrusions. A forward and rear support are mechanically
attached and bonded to the structure and are the mounting interfaces to the
sensor module. Brackets are also incorporated at both the forward and rear
supports to transfer loads to the sides of the antenna.
Both silvered Teflon and white thermal paint are used for passive thermal control
to reduce front-to-back thermal gradients that produce undesired antenna 	
_tdistortion. A set of ten temperature thermistors are mounted along the length of
the antenna to measure front-to-back thermal gradients generated under orbital
conditions. The thermisturs are wired to a common output connector. Protective
covers bonded to the sides of the antenna shade the thermistors and the
thermistor cable from the Sun. Silvered Teflon is attached to the outside of
these covers.
3.2.2.2.3 Design Detail
Linear Array Element. Both the broadwall and edgewall arrays use resonant length
slots that are alternately inclined to provide the coupling that results in the
desired aperture illumination.	 Slot resonant length data at the operating	 l
frequency and slot coupling data as a function of inclination angle for both the
broadwall and edgewall configuration are obtained experimentally using test
sections made up of thirty slots each. These data are then used in the design of
a half-size and a full-size brassboard model. Characteristics of both the
broadwall and edgewall full s';ze linear array elements are as follows-
i
W
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Aperture Illumination
Aperture Size
Number of Slots
Slot Spacing
Power Dissipated in Load
Waveguide Size
30 dB si del obe, Taylor (F = 4)
109.65 inches
138	 ORIGINAL	 ^J
0.800 Inch	 OF POOR QUALITY
5%
WR-51
Corporate Feed. The waveguide corporate feed provides three output ports from a
common input port with the power level at each port controlled by power dividers
of a special H-plane design. Phase relationships at the output ports are
controlled by the overall electrical length from the input port. In this design
the power split is governed by the offset of a septum from the centerline of the
input wavegW de; the input impedance is matched by irises and the relative phase
of the output arms is balanced by a short section of wavegui de that is narrowed
in the broad dimension. Corporate feeds mounted on a brassboard model are shown
in Figure 3.2.2-4. Characteristics of the corporate feed design are as follows:
Figure 3.2.2-4. Feeds Mounted on Brassboard Model Antenna
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Number of Output Ports
Port-to-Port Spacing
Output Waveguide Size
Input Waveguide Size
Relative Voltage Distribution
Phase Distribution
Input VSWR
Loss
3
0.678 inch
WR-51
WR-62
0.553, 1.00, 0.553
-280 , 00 , -280 (broadwall array)
-300 , 00 , -300 (edgewall array)
61.15:1
60.25 dB
Load Termination. A single-step load design is used for the end termination.
This load is fabricated out of a metal-loaded epoxy material that provides the
required RF absorbing medium.
w	 3.2.2.2.4 Antenna Performance
During the design phase of the program antenna performance characteristics such
as patterns, gain, impedance and power handling capability will be calculated.
;.i	 Results of these calculations will be compared with measurements made on a
L ^	 full-size brassboard antenna. It is expected that the two will compare quite
favorably with one another and will approximate the results achieved previously
F	 with the SASS Antennas. Typical of the performance achieved previously with the
SASS Antenna design are the data shown in Table 3.2.2-2 and Figures 3.2.2-5
through 3.2.2-10. These data are as measured on SASS Flight Antenna Serial
Number A-5.
3.2.2.3 Flight Model Antenna
The Flight Model Antenna Assembly will be identical in design, materials, and
construction to the Engineering Model Antenna.
One FM Antenna of each polarization will be subjected to qualification level
r !	 testing to demonstrate the overall integrity of the RF, structural and thermal
j	 designs and the ability of the antenna to survive the launch environment and
function in the orbital environment. 	 Upon successful completion of the
qualification level testing, the remaining four antennas of the FM Antenna
Assembly will be subjected to acceptance testing to verify the workmanship in
"J	 these antennas.
3-28'	 TP-2327A
r^
IF]
i^
if
'	 I
Lo
Q
v
d
u
m
O
L
d
CC
Q
yN
N
u
CL
ha
N
N
N
M
1•-
F..
I	 _ ^ Vii_ aW•'^ I
I I	 < i	 I	
i.^
WI J y	 il. la	 - 6.- ^	 I4.-YI
I? I	 !` jIZ= N;^yJI^^ "°^' iWLyI`Y:``Ia^
< IW'A
I	 ^ L
J^^I vip ' !>!¢"1^31t`¢L.^^WI'r.ryWj'J^^:^
4-.Z^
I^^^^
$IDI
3Q;
-IDHS
I J 61= ¢1 2 <^4 0 ¢122:Y I--:<- ,V¢:aQ I
I I	 - ^ - la	 IN .'. o - i
f	
I
i
I
C
TP-2327A 3-29
I
OF POOR QUALI A
I W -' T	 p '!	 I^	 I
i
I -
I	 ry	
I	 1	
_
C IY
	 •p	 :O	 '^	 P
i
^	 1
I^
.I	 I	 I	 !	 i
o
2	
-
7 a f^
	 eI
!pIiyip	 1.9 I^ i'..1 .a
'.^' I^ IN ^p :P
a
IM1
I °
^
I ^ I
: ^ I
i	 I
W I <I e^ <^
3	
^^ 41 _I .
^J	 'Y
-	 ^1	 ¢I2
^oID'^ID:.°:ID
^ I WI Y. ^i p !
ORIGINAL V17"-'
OF POOR QUALI Ti  1
RELATIVE POWER ONE WAY (db)
	 -
--
RELATIVE POWER ONE WAY (db)
O0
v+	
t
0
0	 00O r
^D
II
8
0
O =
M d
0O
O
O
M
O
O
t0
O
O
^ II
8O Q
Om F-W =
= aH
0
ON
0
O
ull
r
O
0
O
CD
r	 y
O	 O
0	 co
in
n
9
0
O TN	
4.r
O
O
0%
E
rp
4!
30LL^
O
2
L
i
4
rr
e03
cu
.0
W
Cia
1-^
b
a
b
aJ
4
N^
n
Lei
i
N
N
fh
Q1L
7
rn
3-30	 TP-2327A
0
LM
00
0
Lo
00
00	 Z
Q
N
m Z
OU
o	 0
Ir W o
=	 I I
CR	 d.
V
z
7's
0
00
00
0
n
0o
v
v
-v
c
^v
a
X
W
E
v
d
3
O
L
L
Z
L
LQ
^O
3Q
r^n
W
cL
d
RCC
a
G
to
N
Q
N
^D
IN
N
M
4J
L
m
LL
1
S
T
OF F'OtM QjALiTY
•	 -- - –
	 ----	
_",tea —
— RELATIVE POWER ONE WAY (db)
	 -
- RELATIVE POWER, ONE WAY (db)—
sn
3-31TP-2327A
Z
o	 Qa
-_ M
Z
_	 0
V
—	 r+
v f^
O co
O
=	 II
-- — -	 a
---_ -	
w
M =
v
TP-2327A
ORIGINAL
OF POOR Q JX
0O00
—	 N
N
RELATIVE POWER ONE WAY (db)–
O
OO
00
_g--- N
RELATIVE POWER ONE WAY (db) —
_ o
a	 co
r
O
E
ro
v
a^
3
e
ro
S-
s-
3:N
W
C
S-
C:
Q)4)
c
a
N
Q
N
n
N
N
M
Q1L
rn
LL-
OF Puei-, QJALi i f
-	
--tom-^^>r ^ -C^' 4^C^a -- "_^►_- ^ —a _
— RELATIVE POWER ONE WAY (d b)
	 =_
RELATIVE POWER ONE WAY (db)
E
ro
a
Oi
i
ro
Z
roiLQ
r--
ro3
ro7i
m
CL
4J
rZ
ro
c
c
v
CQ
N
4N
iN
N
aL
rn
LA-
0
0
rn
0
0
0	 00
O	 •-
t0
n
0
o =
M	 CL
0
O —
nOM
OO
tD
0
O
^	 I I
O Q A
W
Z =
CL
0
0N
0
0
Ln
0O
00
0
o	 O
O	 00
'-	 n
8
0
o z
tl
o
0
ai
TF-2327A
	
3-33
11
3-34
Ll
I^
a
c
eo
Q.
X
w
EM
v
s0LL
rO
M
M
L
L
4
3
0
L
m
CL
4J
a
,rc
a,
cd
cn
Na
o,
N
N
v
L
tm
Ll-
liEt.l
r
^i	
).
	
`11I• f l ^^^l\ QUAL.1 .
—fir-^ --_
RELATIVE POWER ONE WAY (db)== _—
^—r--2—s--^—^r—'^---^^—? -ter—T--^— ,^--
---
-
-RELATIVE POWER ONE
-
W AY (db)
i— -	 _- --- 	 -_.-_.-
O
Ln
00
O
^O
m
0
r`
0o
O
00
00
O	 F-
m Z
00	 Q
F-
In
7
m OU
Q 0
W	 II
F- e
M
CL
T
7
T
Ln
Q1
TP-2327A
OF POOR Qlj -,_I !
TP-2327A	 3-35
_RELATIVE POWER ONE WAY (db)^--=_=	 -
r	
-	 -
RELATIVE POWER ONE WAY (db) —	 -	 -
00
00
N
a
0O
00
E
ro
N ^
41
ro00 i00
i'N
4
ro
3
Z oT QN m
f"1
z
O c
U v
^ ro
- Cl-
00
 >3
_ C
II C
a_
Cd
Q NNO ^
W
f-
O
I
N
^ti Nh ^
Q)
L3M
LL-
co0
rAntenna VSWR, isolation, peak power and thermal vacuum measurements will be made
using AESC facilities. Shock, random vibration and acoustic measurements will be
made at facilities in the Los Angeles area. Antenna pattern measurements will be
made at the Physical Science Laboratory of the New Mexico State University in Las
Cruces, New Mexico. Such facilities were used pre:;uusly in the measurement of
the performance of the SASS antennas.
3.2.3 TRANSMITTER
3.2.3.1 Frequency Sources
A block diagram of the proposed Scatterometer transmitter is shown in Figure
3.2.3-1. The basic transmitter design is the same as that used for Seasat A
Scatterometer; however, the downconverter mixer has been changed to achieve
w
higher reliability and the transmit Source Signal has been changed from 14.400
GHz to 14.192 GHz due to new frequency assignments fur the NROSS Spacecraft.
Improvement in system reliability will be obtained with the substitution of a
double balanced mixer, which uses a diode quad, for the single diode mixer used
in the Seasat A Program. The change in transmit frequency may require a
modification to the bandpass filter's iris dimensions.
3.2.3.1.1 Frequency Source
A space-qualified crystal controlled 5 MHz frequency standard will be used as the
prime frequency source for the NROSS Scatterometer. This highly reliable stable
C
	
	
source is the same as that currently used by General Electric in the DSCS III
Communications Satellite. This is a new item for NROSS; for SASS and NOSS a
f'. frequency reference was supplied by the spacecraft to the Scatterometer.
3.2.3.1.2 Solid State Source/Local Oscillator (SSS/LO)
The SSS/LO provides three RF signals for use as transmit carrier, transmit
modulation, and switched Local Oscillator. These signals are coherently
generated by the SSS/LO through multiplication or phase-lock techniques from the
c high stability reference source. The output frequency of the transmit carrier is
2880 times the reference input frequency (4.9278 MHz) or nominally 14.192 GHz
(C.W.) with a 15.0 d8m minimum power level. A pulsed RF input, 40 times the
Input frequency or nominally 197.112 MHz, is provided at the transmit modulation
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Figure 3.2.3-1. Scatterometer Transmitter Bloch Diagram
port. The Switched Local Oscillator (SLO) signal eliminates the need for a
negative Doppler processing channel and is a single output which is command
selectable to one of two frequencies, which are 189.899 Mtiz and 205.325 MHz.
3.2.3.1.3 Downconverter (Transmit)
The design of the Downconverter will be modified from that of the Seasat A
Scatterometer. Improvement in system reliability will be obtained by substitu-
tion of a double balanced mixer for the single diode mixer used in the Seasat A
Scatterometer upconverter. The diode quad mixer will operate with reduced
conversion efficiency with inoperative diodes. This will not degrade the overall
performance of the Scatterometer since the TWT will remain in saturation even
with the reduced RF input level caused by the lower conversion efficiency of the
downconverter. Note that this mixing function was on upconversion on SASS but is
a downconversion for NROSS (14.192 GHz - 197.112 MHz = 13.994888 GHz)
#i	 3.2.3.1.4 Traveling Wavetube (TWT)I
The tube which will be used to obtain the required 100 Watts RF output power is
derived from that designed for the Seasat A Scatterometer Program. Scaling the
slow wave coupled cavity structure somewhat to achieve operation at 13.995 GHz
should not cause any problems and no increase in cathode current density is
expected. It is expected that the actual saturated gain will be about 46-48 dB
with a minimum RF output power of 100 Watts at 13.995 GHz. The TWT will have a
maximum output power ripple that is less than 0.5 dB peak-to-peak over the
frequency band and will have adequate phase and group delay characteristics for
the intended usage.
3.2.3.2 High Voltage Power Supper
The High Voltage Power Supply (HVPS) for the NROSS Scatterometer will provide the
voltages and currents required by a high power, multi-staged depressed collector,
grid modulated Traveling Wave Tube (TWT).
The design proposed and costed in section 8.0 is identical to that flown on the
SASS program, in fact, it will be a "build to print" SASS HVPS and it was assumed 	 i
that no analyses such as worst case, FMEA, part stress, etc will be required for
NROSS since it is a flight qualified design. Furthermore, since test procedures
for all levels of assembly are on file, no costs were included for test plans and
procedures. Description of the design follows:
_s
i
The Scatterometer pulsed operation characteristics place very tight performance
specifications on the power supply and many unique and challenging requirements
on the system. For example, the grid modulator circuits provide TWT cathode	 i
current modulation and must switch the grid voltage between +300V and -500V with
respect to the -8KV cathode voltage; the pulsed operation implies that the
cathode and collector supplies provide 250 watts during the transmission period
and zero wattts for the remaining portion of the approx 16 milli-second cycle;
and the RF pulse shape requirements further imply the need for excellent
transient response for the cathode voltage and rapid switching of the grid
voltage.
r'
I
3.2.3.2.1 TWT Description and TWT/HVPS Interface
Figure 3.2.3-2 shows the interconnection diagram of the TWT and HVPS with typical
voltages and currents indicated for a TWT driven to RF saturation. With power
applied to the tube and with the grid biased to the conduction state, an electron
i. beam flows from the cathode to the collectors. As it passes through the
slow-wave coupled cavity region, the beam interacts with the RF wave such that
the kinetic energy of the beam is converted into electromagnetic energy, thereby,
increasing the amplitude of the RF wave.
Electrons emerging from the coupled cavities enter the collector region. The
collectors have three electrical functions: (1) to sort electrons according to
their velocities; (2) to slow the electrons so they may be collected with the
lowest possible kinetic energy, thus minimizing thermal dissipation and
maximizing efficiency; and (3) to prevent back streaming of electrons into the
tube circuit. Since the electron velocity spectrum varies dramatically with RF
input level and frequency, the beam current division between the various
collectors also changes while the total beam current remains constant, with no RF
applied to the tube, nearly all of the electrons emerging from the cathode reach
Collector 4, the most negative collector electrode (electrons have maximum
velocity since minimal kinetic energy has been removed from the beam in the slow
li 
wave structure). This condition corresponds to minimum electrical input power
for a tube biased to conduction. As RF is applied, more and more electrons are
intercepted by less negative electrodes, increasing the electrical input power.
With the pulsed mode operation required by the Scatterometer, the characteristics
become even more complicated. In order to meet the RF isolation and the EWR
requirements during the receive portion of the measurement cycle, an aperture
grid was incorporated into the TWT gun design. With the grid biased to "cut-off"
no electrons are emitted from the cathode; i.e., the beam is cut-off and thus the
HVPS's cathode and collector supplies deliver no power. With the grid biased to
"conduction" the full beam current flows, regardless of the RF input conditions.
Further, as the grid potential is switched from conduction to cut-off or
vise-versa the beam is not well focused and a large amount of the current goes to
the tube body. The beam current (I0 and body current (I W ) characeristics
are roughly as shown in Figure 3.2.3-3 as a function of the grid to cathode
voltage (Egk). The final complicating factor results from the fact that the RF
P
^,	
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is also pulse modulated and its timing is not coincident with the grid timing
during turn on. Furthermore, each TWT is unique and each has its own set of
interface characteristics. Resultingly, each HVPS is tailored to meet the
requirements of a particular TWT with the primary change from unit to unit being
adjusted turns ratios on the HV transformers. Each HVPS provides its TWT's
nameplate voltages and/or currents within the accuracies shown in Table 3.2.3-1
when the TWT requirements are within the range shown in Table 3.2.3-2. Figure
3.2.3-4 shows how these specifications relate to the current and power
requirements of each of the individual high voltage modules (cathode and
collectors).
Table 3.2.3-1. HVPS Output Requirements
Magnitude Accuracy Including
Aesulatloe Isteadv Statel
TWT in Conduction
TWT at Without TWT Cutoff
Output Saturation RF Drive
Cathode Voltage X0.25% + 0.25%
—
± 0.25%
( E.1
Collector 4 ± 2% +5%, + lo%
Voltage (F.b4) -2%
Collector 3 +2% ± 5% + 10%
Voltage (Eb
Collector 2 2% ± 5% ± 10%
Voltage (V
Grid to Cathode e 1% t 1% +20%,
Voltage (Eg^j -0%
Pdament Current +0.5%, +0.5%, +0.5%,
(Y -1.5% - 1.5% -1.5%
ton Pump Voltage +20%, +20%. +20%.
10
The TWT requires two other do inputs; cathode heater current and ion pump
Voltage. The interface requirements for these two inputs are also shown in
Tables 3.2.3-1 and 3.2.3-2.
3-41
TP-2327A
tORIGINAL P1laC, t".
OF POOR QUALI i Y
Table 3.2.3-2. TWT Power Requirements Ranges
Eleatode V'Impa•••
Current at
Saturatloe
Current With
No RF Drive '
Curreat
at Cnt-oil
Cathode (Ek) - 0.00 g 0. SO KV 00 L T ' Stu 20 S 1. S ma 0.1 me S"WAin
Collector 4 (Ebt) - 6.10	 0.00 KV 20 ! KS ma ST t 7.5 me 0.1 me maximum
Courtlier 2 (Eb^ - 2.70	 0.00 KV 20 t 15 ma S. 0 2 5.0 ma 0.1 sa alMAi
Coldclor 2 (ow 2. ge , u. TO KV 25	 12 ma 8. S : 6.0 ma 0.1 ma ensalmum
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Figure 3.2.3-4. TWT Power Flow Diagram
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Although many of the elements of the HVPS will not be described herein, a
5' ^•	 complete block diagram is presented in Figure 3.2.3-5 to provide the reader with
a general overview of the basic functional requirements.
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Figure 3.2.3-5. Block Diagram - NROSS HVPS
` Cathode Voltage Regulation Loop. Due to the magnitude and pulsed nature of the
power required by the cathode and collector supplies,	 power for these supplies
was drawn directly off the spacecraft unregulated bus (battery bus) for the SASS
r
I
Scattometer.	 This was necessary
,
to help minimize	 EMI	 generated by	 the	 pulse
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Fcurrent and to provide sufficiently low source impedance to achieve adequate
transient performance. For NROSS the HVPS will receive power from a regulated
power supply and we are told that the supply output droops 1.4 volts during the 5
ms 15 amp (max) current pulse. This droop will adversely affect the transient
performance of the HVPS so that the rise time (time from XMIT command until
voltages have stabilized so that RF signal can be applied) will increase from 1.0
ms for SASS to 1.5 ms for NROSS. This extra delay can be accomodated but it has
the effect of lengthening the XMIT/REC cycle by 0.5 ms which reduces the max.
number of XMIT/REC cycles per antenna dwell period from 39 to 38. The resulting
degradation of instrument performance is small; but, there way be other reasons
for not operating at the wax pulse rep rate (such as Scatt Processor logic speed
limitations or synchronization of the Scatt to spacecraft data system rates) so
the limitations imposed by the HVPS may become a mute point. The fall time of
the power pulse may also increase slightly from the 0.2 ms required for the SASS
instrument. The effect of using a regulated supply (instead of Battery Bus) on
EMI must be investigated further and it must be pointed out that HVPS efficiency
may degrade but the amount of degradation is hard to calculate since reduced
efficiency due to the 1.4V sag is compensated for by increased efficiency due to
operation close to 28V (instead of the full 24 to 32V range).
I
r
Since the unregulated bus voltage on SASS varied between 24 and 32 Vdc, a
switching type ("non-dissipative") regulator was selected in order to maintain
reasonable efficiency. As Figure 3.2.3-6 indicates, a boost type converter was
selected for this application. Its average output voltage (voltage at Point D)
is primarily a function of the conduction time of the boost transistors (duty
cycle), the turns ratio of the autotransformer and the input voltage.
An autotransformer was selected for this application since it maximizes
efficiency while minimizing weight to accomplish this function. With this
approach, the boost converter switches only the amount of power necessary to
raise the output voltage to the required value above the input voltage. In
closed loop operation, ton is adjusted to maintain the cathode voltage (E K )
at its appropriate value. The boost output voltage (50V) is applied to the
center taps of the cathode and collector module HV transformers (T2 through T5).
Chopper transistors Q3 and Q4 switch the HV transformer primaries in parallel,
and all draw their power through a common inductor.
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Figure 3.2.3-6. Schematic Cathode Regulator
The module outputs are stacked in series to generate each collector voltage and
finally the cathode voltage. Since each module has to develop only the
incremental voltage between two adjacent electrodes the piece part voltage
requirements are minimized. As a result the modules are smaller and more
reliable; the transformers are easier to build and impregnate; and the piece part
selection is greater. The modular approach simplifies the top assembly design
and makes the unit easier to build and repair. All of the modules are of similar
design with the major difference being the turns ratio of the individual
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transformers. Each module contains a voltage step up transformer, a capacitive
voltage multiplier, an output current limiting resistor and a preload (bleeder)
resistor. The use of the capacitive voltage multiplier reduces the transformer
secondary turns by a factor of two. This makes the transformer smaller and
lowers the secondary interwinding capacitance. The output current limiting
resistors limit the peak current during arching thus controlling the stresses on
both the tube and the HVPS output filters. In addition, the current limiting
prevents excessive voltage transients on the output power return line during
arcing. Collector voltage regulation effects due to filter peak charging during
the "no load" portion of the cycle are reduced by providing a bleeder load across
each module output.
Electrostatic shields are used to minimize the effects of interwinding
capacitance from primary to secondary and to minimize voltage stress con-
centrations. A porous polyester fibermat tape insulation material is used to
provide physical spacing and to allow complete impregnation of the windings. The
tape has good electrical properties when impregnated. The module is encapsulated
in a one-step potting process.
`i
:W 1
I
The cathode voltage is sensed and fed back to the error amplifier where it is
compared to a reference voltage. The error amplifier output signal is used to
adjust the boost duty cycle via the compensation amplifier and the duty cycle
controller. The compensation amplifier transfer function provides the necessary
compensat on to guarantee loop stability and the duty cycle controller controls
the conduction time (ton ) of the appropriate transistor (Q1 or Q2) in response
to its analog input signal.
Since this system is required to operate from no load to full load, a demand
drive scheme was used to provide base drive to transistors Ql through Q4. The
emitter current of each transistor is sensed via N3 of its drive transformer.
The turns ratio (N2/N3) provides the base drive mechanism during the transistor
conduction time to assure a forced drive ratio of ten while the "primary" winding
M1	 of the drive transformer (N1) provides a means for "gating" the transistor on and
off.	 This highly efficient drive techniques ensures adequate drive while
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maintaining acceptable transistor switching characteristics as a function of
load. In particular this method minimizes variations in transistor storage Time
versus collector current, assures high speed switching and guarantees low
saturation (VCESAT) voltages even during transient conditions.
Table 3.2.3-3 presents actual measured static performance data for this system.
Comparison of the measured data and the requirements shown in Table 3.2.3-1 shows
that all results are well within specifications when a "stiff" battery input bus
(	 is used. The full load condition (TWT @ RF saturation) efficiency for this
system is approximately 85%.
Table 3.2.3-3. Cathode and Collector Supplies Regulation Data
Measured Value/% Deivation From Nominal
TWT Grid TWT Grid
Nominal TWT at RF Biased ON Biased to
Parameter Value Saturation No RF Drive Cut-off
EK -8.10 KV -8102/+0.025 -8101/+0.021 -8103/+0.037
Eb4 -6.200 KV -6180/-0.32 -6212/+0.19 -6122/-1.26
Eb3 -3.800 KV -3795/-0.13 -3780/-0.53 -3688/-2.95
Eb2 -3.200 KV -3193/-0.22 -3178/-0.69 -3117/-2.59
Grid Modulator. The grid modulator is the most unique circuit in the HVPS. It
is required to switch the grid voltage between approximately +300V and -500V with
respect to the cathode voltage. Further, the conduction voltage (+30OV) must be
regulated to within one percent and the rise and/or fall time of the switching
waveform must be less than 200 microseconds as indicated by Figure 3.2.3-7. A
block diagram of the grid modulator is provided in Figure 3.2.3-8.
The grid converter provides two high voltage outputs of opposite polarity stacked
in series, and a low voltage bias supply for the grid regulator electronics.
Since both the cut-off and the conduction voltages are with respect to the
cathode potential,, the grid converter transformer and the HV switch control
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Figure 3.2.3-7. Grid Modulator Switching Speed Requirements
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Figure 3.2.3-8. Grid Modulator Block Diagram
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isolation transforr—s must be designed to stand off in excess of -8KV. With HV
( switch S1 turned on and S2 turned off, PSI is shorted out and PS2 is connected
between grid and cathode thus biasing the grid to the conduction potential. With
S1 switched off and S2 on, PS2 is shorted and PSI is connected between grid and
cathode and the TWT is biased to cutoff.
High frequency high voltage isolation signal transformers are used to couple the
HV switch control signals from ground potential to the cathode potential. The
control logic ensures that the appropriate switch status is maintained and that
one switch is always on and the other is off. The grid is biased to cut-off
during both the cathode voltage turn on and off transients even during fault
conditions. This precaution has been taken to eliminate potential damage to the
TWT caused by high body current transients. With the cathode voltage between
approximately 0.1 E  and 0.9 E K , the electron beam is not focused and most of
the current is intercepted by the TWT body. Also, when the grid is being
switched the same kind of defocusing occurs. By biasing the grid to cut-off
during the E  turn-on and turn-off transients and by insuring high speed grid
switching, the potential thermal damage associated with high body current
transients during normal operation is eliminated.
Tables 3.2.3-4, 3.2.3-5 and 3.2.3-6 present regulation, switching speed and input
power performance characteristics for a prototype grid modulator. Note that all
measured values are well within specification.
Table 3.2.3 -4. Grid Modulator Regulation Performance
Maximum deviation from nominal output voltage vs. temperature.
Line Change - + 2%
Load Change - + 300 V output -- 0 to 500 ua
- 550 V output -- 0 to 100 ua
b
Temperature
-100 C	 250C	 + 850C Spec
+ 300 Volt
Output + 0.14%	 - 0.08%	 -0.22% ± 1%
- 500 Volt
Output - 3.51%	 - 1.04%	 + 5.95% + 10%
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iTable 3.2.3-5. Grid Modulator Switching Performance
Vin = 28.3 V
	
TA = 25oC
Grid Bias Mode	 Pin
Conduction	 3.82 Watts
Cut-off	 2.83 Watts
Pulsing (20% Duty Cycle)
	
3.11 Watts
Table 3.2.3-6. Grid Modulator Input Power Characteristics
Cgk - 150 pf
RN
Temperature
_100C	 +250C	 +850C Spec
80 us	 55 us	 72 us 200 usTurn On
Turn Off 100	 us	 95	 us	 116	 us 200 us
TWT/HVPS Protection Characteristics. 	 Very briefly the HVPS provides several
features designed to protect both the TWT and the HVPS both during ground testing
and during normal on orbit operation. 	 These protection features are as
enumerated below.
1. Load Current Limiting. Load currents resulting from momentary load
shorts arcs Fdo not exceed 100 amps peak - (spec 1000 amps max).
2. Ion Pum Voltage A 1i ation. Ion pump voltage is applied to the TWT
pr or to t e app ca ono cathode - heater voltage or cathode voltage
and is present whenever these voltages are applied.
3. Stored Energy. The total stored energy available at any TWT electrode
I s essthan 0.8 ,joules - (spec 45 Joules max).
4. Warm-up. Cathode - heater voltage is applied to the TWT for 180 + 20
seconds-prior to the application of cathode voltage.
5. Cathode Heater Current Transients. The filament current does not exceed
1.2 x IP amperes under any load or transient condition.
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6.	 Body Current Tri	 The cathode and collector voltages will be removed
M ie	 a body current exceeds 10 + 1 maDC and further the
trip will occur within 5 + 1 ms for a body current step of 0 - 18 ma.
7.
	
	 Cathode Vol tae__Tur_n-On. The cathode and collector voltage will be
appTTie3 wite gr^bissed to cut-off.
3.2.3.2.2 Design Status
The mechanical and electrical designs of the HVPS is identical to that of the
Seasat A Satellite Scatterometer except for a small modification required for the
filament regulator.
i
	
3.2.3.2.3 High Voltage Power Supply Packaging
The HVPS proposed is the identical design used on Seasat, and the ROM Cost
i Proposal does not include any ..'-sign modification for NROSS. This power supply
was designed for a the (1) year mission life and operated flawlessly for the
abbreviated Seasat riission. The long life characteristics of this design is not
known, but is eeiimated to be better than any of the three BSE HVPSs which
operated in space between 28 months and 30 months.
3.2.3.3 TWT Power Monitor
Following the TWT is a directional detector which is used to monitor the TWT RF
output power for health check and calibration purposes. The component is
essentially a waveguide directional coupler with an integrated detector diode set
and DC conditioning circuitry all combined into one assembly. The design to be
used is identical to that employed with the 100 Watt TWT on the Seasat A
Scatterometer Program and has proven to be stable and accurate to within + 0.5 dB
at full output power over its full operating temperature range.
3.2.3.4 Antenna Switching Matrix (ASM)
The ASM will route microwave signals between the transmitter/receiver and
antennas for the NROSS Scatterometer. It is inserted between the six antennas,
and the remaining portions of the Scatterometer radar system and routes the RF
transmit power from the TWT to the selected antenna. The ASM also decouples the
transmitter from the receiver and routes the backscattered energy from the same
antenna to a low noise receiver. A means for injecting a noise signal for
receiver calibration is also provided by the ASM.
Y
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The most cost effective approach is to use the ASN already designed for the SASS
program even though this design has 8 antenna ports compared to the 6 required
for NROSS.	 In the SASS design circulators 1 thru 4 (see Figure 3.2.3-9)
controlled polarization selection and were all switched together by one control
signal; circulators 5 and 6 controlled fore/aft selection and switched together
by one control signal. Circulator 7 (Left/Right selection) and circulator 8
(XMIT/REC) each had their own control signals.
O
CW ROTATION
U /\/ PAAn
I
I
Figure 3.2.3-9. Antenna Switching Matrix Assembly
By terminating ports 4 and 8 of the SASS ASM with high power loads and a command
sequence as shown in Figure 3.2.3-10 the antenna sequence required by the NROSS
Spec can be implemented. Other sequences are possible by different command
sequences.
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CIRC CMDS(SASS NOMENCLATURE)
L/R	 R	 R	 L	 LR	 L
F	 A	 P,	 F	 A	 AA/F
H/V
H	 H	 H	 H	 V	 V
ANT SEL:	 1	 3	 4	 6	 2	 5
COMMANDS SHOWN FOR XMIT (OPPOSITE FOR RECEIVE) AND
ANTENNAS CONNECTED TO ASM PORTS PER FIG. 3.2.3-9
Figure 3.2.3-10. Command Sequence for 1,3,4,6,2,5 Antenna Select Sequence
As shown in Figure 3.2.3-9, the assembly contains eight latching ferrite
junctions, seven of which serve to select the desired antenna. The eighth
latching ferrite junction is for added receiver protection during transmit pulses
and provides an attenuated path which permits the injection of a calibrated noise
level into the receiver. The assembly also contains a transmit/receive ferrite
junction for decoupling.
3.2.3.5 Waveguide and Coax Component s
The transmitter waveguide and coax components will be used to interconnect the
various circuit elements of the NROSS Scatterometer Transmitter. Included in the
components are the Waveguide Component #1, Waveguide Component #2, the TWT Input
and output isolators, and the Low Pass Filter.
TP-2327A	 3-53
n
It
I 
10
zt^
?_I
TP-2327A	
11
.i
Most of the waveguides designed for SASS are directly applicable for the NROSS
Scatterometer. Each assembly will be made from dip-brazed aluminum pieces and
will incorporate sections of flexible waveguide to absorb vibration and motion.
The filters used for SASS were designed using proven computer programs. Since
the transmit frequency for the NROSS Scatterometer is slightly different, it may
be necessary to modify the iris dimensions using the computer program to compute
the design values. All waveguide components will be thoroughly nested and
characterized using the automatic network analyzer.
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3.2.4 RECEIVER
3.2.4.1 Overall Description
The Scatterometer Receiver will receive the doppler-shifted return signals via
the antenna, establish the system noise temperature, provide amplification and
downconversion of the received signal, and output the signal to the Integrated
Electronics Assembly ( IEA). A broadband noise source will be used to calibrate
the gain of all measurement channels of the receiver and processor.
I
!	 I
r
F
Referring to Figure 3 . 2.4-1 the backscattered return signals ( or internal
calibrate signals) at 13.995 GHz are directed through the circulators of Antenna
Switching Matrix (ASM) to the RF amplifier which is a GaAs FET Low Noise
Amplifier ( LNA) exhibiting 30 dB of gain and having a maximum noise figure of 4.5
dB. Total system noise temperature achievable with this design shouldnot exceed
1365 0K, including front end losses and a 200 0K antenna temperature. The
output of the LNA is filtered to limit out -of-band interference and images, and
then applied to the downconverter mixer where it is combined with the 14 . 192 GHz
signal provided by Waveguide Component #1 of the transmitter section. The gain
of the receiver from the input of the ASM to the input 0 the IEA is nominally 50
dB. The 197 . 112 MHz IF input signal to the IEA is then amplified and filtered to
limit noise and mixed once again in the 2nd IF, with signal from the switched
local oscillator. If the system is working from a forward -looking antenna, then
the doppler shift expected is positive with respect to the carrier. In this case
the switched local oscillator will be commanded to produce a 188.899 MHz output
and the second IF will be at 8 . 213 MHz with the doppler spread spectrum running
above this frequency. To eliminate the need for a negative doppler processing
channel, all that is needed is to shift the switched local oscillator to 205.325
MHz when the expected returns are of negative doppler characteristics. In this
case the mixing in the 2nd IF inverts all signals (e.g., 197.112-fDOP "
205.325 = -(8.213 + fDOP) and also produces a second IF with positively
distributed shifted returns. Thus, all I-Q processing can be done at one IF
frequency and with one set of low-pass filters. Following the second conversion
mixer there is an additional noise limiting filter, amplifier, four -way power
divider, and finally the individual quadrature ( I-Q) mixers and Low Pass Filters
L	
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(LPF's) associated with each processing channel. These last sections, from the
second conversion through the LPF's will be integrated with the Scatterometer
Processor into the Integrated Electronics Assembly.
3.2.4.2 Low Noise Amplifier (LNA)
The Low Noise Amplifier will provide low noise amplification of the Ku-Band,
doppler-shifted return signals. Because of the low signal levels and noiselike
characteristics of the return signals, the LNA characteristics of high gain, low
noise figure, gain stability, spectral performance and linearity are of primary
importance.
The LNA planned for the Scatterometer is a five balanced stage amplifier built
with GaAs/FET chips. The FET approach was selected in perference to a tunnel
diode because of its higher overload signal handling capability, greater dynamic
range and lower noise figure characteristic. The preferred GaAs/FET chip is the
NEC V388 since it has been space qualified. The NEC V137 FET has a lower noise
figure capability but as yet is not space qualified. In the event that the V137
is qualified in time for application to the Scatterometer LNA, it will be further
considered.
Standard MIC technology is available for fabrication of the amplifier. The FETS
are mounted on a Kovar carrier and bond wires connect the FET elements to strip
transmission line circuits built on alumina substrates adjacent to the FET. Chip
capacitors and resistors are epoxy attached to the substrate. Circuit matching
turning elements are formed by transmission lines whose lengths are adjusted by
bond wires between the lines and adjacent tuning pads.
Gain compensation with temperature is achieved by controlling a PIN diode
attenuator between the third and fourth, or fourth and fifth, stages of the
amplifier. The control signal for the attenuator is derived from a bridge
network whose arms include temperature sensors located in the vicinity of the
amplifier FETS.I
An internal voltage regulator furnishes prime power to the RF circuits. To
reduce size and weight, the regulator and its support electronics are also built
on a substrate.
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73.2.4.3 Calibration Assembly
The Calibration Assembly will provide a Ku-Band broadband noise signal over a
sufficient bandwidth to calibrate the gain of all measurement channels in the
Scatterometer Processor.
The Calibration Assembly consists of a solid state Ku-Band noise source, a do
current source, an isolator and waveguide to coax adaptor as shown in Figure
3.2.4-2. The design, except for operating frequency, is the same as used on
SASS. The solid state noise source will be purchased from Microwave
Semiconductor Corp. and shall have the performance characteristics as listed in
Table 3.2.4-1. When in the calibration mode, the resulting receiver system
Excess Noise Ratio (ENR) is approximately 20 dB due to the 10 d5 attenuator which
is located in the ASM and in the receiver calibration noise path.
An isolator is employed at the output rr the noise source which provides a
broadband match load for the solid state microwave source and also provides
isolation to any transmitted pjower level that may be at the ASM-Calibration
Assembly interface.
3.2.4.4 RFI Filter
The RFI filter will be a high-performance quasi-elliptic design located between 	 }
the Antenna Switching Matrix and the receiver that provides 80 dB rejection of
the altimeter radar chirp spectrum (13.56 + 0.16 GHz) with minimal attenuation of
the Scatterometer signal. This filter has a six pole response with a single
transmission null on each side as shown in Figure 3.2.4-3. It will be realized
in three cylindrical dual-mode, TE111 cavities, each of which contains two
tuning screws plus a coupling screw. The internal cavity dimensions are
approximately 0.737 inches in diameter by 0.540 inches long. The input and
output waveguide ports will be located at opposite ends and rotated by 90 degrees
with respect to one another. Careful design of the coupling apertures and tuning 	 j
screw penetrations will yield an unloaded Q greater than 4700 and hence an
insertion loss less than 0.45 dB as shown in Figure 3.2.4-4.
"I	 I
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Table 3.2.4-1. Noise Source Performance Characteristics
(Unless Otherwise Noted TA - 250C)
Excess Noise Ratio (ENR)
Voltage Sensitivity
Current Sensitivity
Temperature Sensitivity (-100C to + 550C)
Switching Speed
Operating Speed
Operating Frequency (Minimum Range)
Incident RF Power
29 dB min., 31 dB max.
0.10 dB/% max.
0.03 dB/% max.
1.0 microsec. max.
17.1 V min., 18.9 V max.
13.990 GHz min., 14.000 GHz max
250 milliwatts max.
BW	 1.12	 QU	 4700.0
-100.0
	
----r----.----^---•-
	
may_>_	 -.-^.--..,-..-T--__,
I	 1	 1	 '	 1	 ^ 1
	
1	 ,	 1
I	 ^	 1	 1	 I	 ^I	 ,	 I	 '1	 I	 I	 '	 1	 `I	 '	 I	 '1I	 I	 I	 1	 I	 I	 1	 1	 I	 1
I	 1	 ,	 I	 ,	 1	 1J	 ;	 ^
-	 I - - - ---
,	 1	 ,	 /	 1	 ,	 1	 ,	 1	 ,	 1
I	 1	 I	 1	 I	 '	 I	 ^	 I	 I
I	 I	 I	 1	 I	 '	 I	 '	 1	 I
_ _ _ _ _I
I	 ^	 1	 i	 i	 I	 ^	 `{	 I	 -	 I
I	 I	 K	
1	 ,	 1	 I	 `^ I	 , 	 1
1	 '	 I	 I	 I	 I	 I	 I	 '1	 1	 1	 '	 I	 I	 ^	 I	 1	
___ 1
,	 1	 n	 1	 I	 I	 I	 ^ 1	 , 	 '.
1	 I	 /1	 1	 I	 '	 1	 I	 1
1	 '	 I	 1	 I	 '	 i	 '
1	 I	 1	 I	 I	 I ___ 1	 I	 1
I	 I	 I	 I	 1	 I	 I	 I	 {{{	 I	 '
,	 1	 ,	 1	 ,	 1	 I	 I	 \	 ,	 1
I	 '	 1	 '	 I	 '	 I	 1	 \\y\ i I	 '
I	 I	 I	 '	 I	 '	 I	 '	 I	 I
1	 '	 I	 ^	 I	 '	 1	 1	 I	 11	 '	 I	 I	 I	 '	 1	 '	 1 1	 '
1_ _ _ _ 1	 I	 Ily
	r	 I	 1	 I	 I	 1	 1
1	 I	 1	 I	 I	 '	 I	 1	 1	 I
1	 ' 	 - -1---_ I	 1	 , 	 1	 	 11, --- I
	
I	 I	 1	 l
I	 I	 I	 ;	 I	 ;	 I	 '	 ^	 ^	
!i	 l^ A	 I	 I	 I	 I	 '
I	
I	
I	 I	 1	 1
I
	 ^ 1	
I	 '	 I	 '	 I	 I	 ,	 'II
I	 i	 1	 1	 ,	 ^:r
	
1
.1
I
I
13,550 MHz	 100.00/DIV
	
14,550 MHz	
' !
FREQUENCY (MHz)
}
Figure 3.2.4-3
	
RFI Filter Response (Wideband)
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RFI Filter Response (Wideband)
A breadboard unit will be fabricated in copper to facilitate fine adjustment of
the coupling apertures and cavity lengths. The EM and flight filters will be
fabricated in silver-plated, thin-walled invar with laser wended ,joints near the
center of each cavity to achieve low losses, good thermal stability and low
weight. An automatic network analyzer and computer -aided alignment procedure
will be used during the development and testing of these filters to ensure actual
performance that is close to the theoretical.
3.2.4.5 First Mixer/ ?amplifier
The first mixer/preamplifier will provide frequency conversion of the Ku-Band,
doppler shifted return signals to an intermediate frequency of approximately
197.1 MHz and also provide low noise amplification of the IF signal.
The mixer/preamplifier will be the same design as used for SASS except for the
slight difference in frequency of operation. It uses a MIC balanced mixer with
about 8 dB conversion loss and feeds a 197.1 MHz FI amplifier that has a typical
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gain of 30 dB. The mixer receives its local oscillator signal from the filtered
output of waveguide Component #1 of the transmitter section. The LO level of 4.5
dBm provides optimum conversion loss. The gain of the IF preamp will be
controlled to provide a stable gain across the operating frequency band.
3.2.4.6 Waveguide and Coax Components
The receiver waveguide and coax components will be used to interconnect the
various circuit elements of the Scatterometer Receiver. Also included in the
components are the Bandpass Filter (BPF) and isolator-adapter used between the
LNA output and the first mixer input.
Mist of the waveguides designed for SASS are directly applicable for the NROSS
Scatterometer. Each assembly will be made of dip-brazed aluminum pieces and
incorporate sections of flexible waveguide to absorb the vibration and motion
which may be encountered. The bandpass filter used for SASS was designed using
proven computer programs. Since the receive frequency for the NROSS
Scatterometer is slightly different it may be necessary to modify the iris
dimensions using the computer program t. •• compute the design values.	 All
waveguide components are thoroughly tested and characterized using the automatic
	 1
network analyzer. The isolator-adaptor provides isolation for the RF and LO
ports of the first mixer and also provides a transition from WR62 waveguide to
SMA coaxial connectors.
Since the RFI filter and LNA used for the NROSS Scatterometer are different
	
.S
designs than those used on SASS, it will be necessary to design some different
	
h
waveguide components to interconnect these elements. 	 l
3.2.4.7 Flight Model Receiver
The flight receiver function is the same as described earlier in Paragraph 3.2.4
for the EM receiver except that the FM will be flight qualified.
Basic differences between the EM and FM receivers are:
1. The FM receiver will be fabricated with hi-rel flight parts.
2. The FM calibration assembly, LNA, and the first mixer components will be
tested in thermal cycle, and random vibration environments whereas the
EM components are only functionally tested.
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3.	 The FM receiver will be exposed at the Scatterometer Subsystem level to
the thermal vacuum, random vibration, acoustic, and EMC environmental
testing whereas the EM receiver is only functionally tested in an
ambient environment.
3.2.4.8 Receiver Spares
The receiver spares are the same as described earlier in Paragraph 3.2.4 except
that the receiver spares will be exposed to acceptance level environmental tests.
The only difference betstecn the common environmental tests for the spares and the
flight receiver is the level of the environments, with the flight receiver
exposed to the greater limits.
i
i
I^
r
,
h	
3.2.5 INTEGRATED ELECTRONICS ASSEMBLY
The Integrated Electronics Assembly ( IEA) contains the Scatterometer Processor,
Digital Controller and a DC/DC converter which provides secondary voltages for
the entire Scatterometer instrument, with the exception of most of the High
Voltage Power Supply.
The Scatterometer Processor measures return power and outputs digital words
corresponding to return power for each doppler cell. The Digital Controller
receives commands from the Spacecraft, generates control signals to the.
Scatterometer instruments, accumulates and formats data and sends it to the
Spacecraft.
3.2.5.1 Scatterometer Processor
3.2.5.1.1	 Scatterometer Processor - Analog Version
An analog Scatterometer Processor with 25 Km Doppler cell 	 size	 is described	 in
this	 section	 for	 the
	
NROSS	 mission.	 Note	 that	 the	 analog	 approach	 does
	
not
provide	 for	 on-board	 co-registration	 and	 therefore	 ground	 data	 processing	 is
required to calculate the cross track distance of each Doppler cell as a function
of antenna	 and	 orbit	 latitude.	 Also	 note	 that the	 ROM costing
	 documented	 in
Section 8.0 is for the Digital
	
version - no costs were calculated for the analog
-,
fversion. A description	 of	 the	 Processor	 follows,	 refer	 to	 Figure	 3.2.5-1	 for f
clarification.
lr
i+ 3.2.5.1.1.1	 Second	 IF and Power Splitting.
	 The 197 MHz 1st	 IF signal
	 out of the Ty
Downconverter is bandpass filtered and ampli
	 d and then mixed with a switched i
LO signal to normalize the positive and negative doppler associated with forward
and	 aft	 looking
	 antennas.	 Note	 that	 antenna	 #5	 should	 be	 changed	 from	 the
configuration	 shown in	 the NRJSS Spec	 (65 0 angle)	 to	 a	 115 0 angle	 so	 that its
doppler would be the negative of antenna #2 and so one set of filters could be
used	 for	 antennas	 # 2 	 and	 #5	 by	 merely	 switching	 LO	 frequency,	 The	 output
a
frequency of this second mixer will 	 be about 8.2 MHz for all	 antennas	 since the
s
positive	 and	 negative	 doppler	 has	 been	 normalized	 by	 using	 appropriate	 LO i
frequencies.	 Amplification
	 and	 band	 pass	 filtering	 at	 8.2	 MHz	 follows	 the V
t mixer.	 Up	 to	 this	 point,	 the	 analog	 and	 digital	 Scatterometer	 Processors	 are -g
a identical. J
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The 8.2 MHz 2nd IF signals is then passed through a series of power splitters to
obtain 25 signals and equal power which are inputs to the 25 doppler filter
chanr?ls.
3.2.5.1.1.2 Gain Switching and Doppler Filtering. Because the dynamic range of
the square low detector diode is less than the dynamic range of the signal,
several discrete gain settings must be available before the detector. For SASS,
4 gain states were required, in 10 dB increments; for NROSS an analysis will be
required to determine the dynamic range of the return for each doppler cell and
the required number of gain steps must then be determined.
During each antenna dwell period, the gains are set to maximum for the first XMIT
pulse. The amplitude of the first return pulse is compared against a threshold
(this is done in the Digital Controller after A10 conversion of the integrator
output) and if it exceeds the threshold the gain is lowered to the next level for
the next transmit pulse. This is repeated two more times (if 4 gain states are
used). Each of the 25 doppler channels goes thru this procedure during the first
3 XMIT/Rec cycles (for 4 gain states) ar:d thus the data from these cycles cannot
be accumulated and is lost. After the first 3 XMIT/Rec cycles the gain setting
remains -onstant for each channel for the remainder of the antenna dwell period
and the data can be accumulated.
The gain select circuitry is followed by a select switch which sel9cts the
doppler filters, 25 each, for either antennas 1, 3, 4, 6 or Ant 2 & 5. The
filters for SASS were highly stable crystal filters; similar filters cuuld be
used for NROSS except they are fairly large and 50 filters would takeup much
space. SASS filters are much smaller and may be worth investigating. (This
study was too limited to permit looking at SASS filters.)
The filter center frequencies and bandwidths would be chosen for some arbitrary
latitude and for a compromise between left side and right side doppler and
subsequent variations of the footprints cross track location as a function of
latitude and antenna selected would have to be taken into account by ground
software. The difference in doppler bandwidths of the ± 45 0 antennas vs. the
+ 650
 antennas necessitates two sets of filters, one for each set of antennas
selected.	 .I
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3.2.5.1.1.3 Detection, Range Gating and Integration. The signals from the
doppler filters are buffered by an amplifier and a square law detector diode is
used to derive a OC signal proportional to return power.
After a OC amplifier a "range gate" series switch is used to remove input from
the integrator when the return pulse for the particular doppler cell is not
present. Thib prevents integration of out of band signal and noise. The range
gate timing takes into account the change in cell location as a function of
latitude and antenna and hence is wider than the cell bandwidth at any given
latitude; thus some out of band signal is integrated but the error introduced is
small.
Opening -1uhe range gate switch also causes the integrator to act as a "Hold"
circuit allowing one A/D converter to be time shared between 25 channels. After
all channels are A/D converted a "DUMP" signal closes the switch around the
integrating capacitor and resets the integrator. The integrators are dumped
after every XMIT/Rec cycle and accumulations of return signal over an antenna
dwell period is done digitally downstream from the A/D converter.
^S
I -
3.2.5.1.2 Scatterometer Processor - Digital Version
The Digital Scatterometer Processor considered for this study is basically the
one proposed by GE for the NOSS program. In calculating the power and circuitry
requirements the NROSS requirements were factored into the NOSS baseline (25 vs.
10 km cell size, 25 cells vs. 60 cells, etc.) as were any new and better circuit
components which were ioL available for NOSS. However, the study was too limited
in resources to permit re-examination of many key parameters, such as digital
word length, windowing scheme, doppler frequencies, etc.
The following description of the Scatterometer Processor will elaborate on
similarities or differences from the NOSS design; however, the major differences
are as itemized below.
1. The larger cell size (25 km vs. 10 km) and the need for only one near
Nadir cell reduces number of doppler cells from 60 to 25 for NROSS.
2. Availability of a faster 12 bit A/D converter reduces number of A/D and
S/H circuits from 8 to 4.
3.	 Availability	 of	 larger	 memories
	 and	 faster	 CMOS	 RAMS
	 reduces	 power
requirements for NROSS.
4.	 Availability	 of	 GE	 designed	 CMOS/SOS	 "Advanced
	 Computational
	 Element"
L
CVLSI chip reduces part count and power for NROSS.
S.	 A	 problem	 discovered	 w;th	 the	 NOSS	 co-registration	 circuit	 increases
chip court but power is minimally affected due to power strobing.
3.2.5.1.2.1
	 General	 Description.	 The Scatterometer is based on an FFT circuit #`
to perform the gating and filtering function on the backscattered return signal. _4
The individual
	 outputs of the FFT are assembled into Doppler cells whose center
-
frequency is adjusted
	 as	 a	 function of antenna and orbit position 	 to keep the
cross
	 track	 distance	 of	 each	 cell	 constant.	 Hann	 weighting
	 is	 performed	 to
increase filter selectivity.
The Scatterometer Processor block diagram is shown in Figure 3.2.5.1-1, its major n
functions are listed below.
{g	 !
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1. Sample and A/D convert four parallel complex signals representing the
r^. backscatter return signal in four separate but adjoining frequency bands.
2. Provide adequate input buffering such that the signal processing load
can be ateraged over the entire transmit period. A total of (8 x 256)
2048 complex words of 12 bits each will be processed each period.
3. Using the four complex input channels, four In Phase (I) and four
Quadrature Phase (Q), perform eight Fast Fourier Transforms (FFT) of 256
points each period.
4. Hann weight the FFT outputs by convolving adjacent frequency bins in the
appropriate manner.
5. Generate the power spectra by calculating (RE2 + IM2) for each
Fourier frequency bin.
6. Calculate the power spectra for 25 Doppler cells by accumulating the
power of appropriate adjacent Fourier frequency bins.
7. Provide coregistration of the Doppler cells from beam to beam as a
function of antenna and position in orbit.
3.';:.5.1.2.2 Signal Processor Requirements Development. The ROM cost developed
.'or this study includes the requirements development effort as described below.
The Signal Processor requirements are developed from the mission and instrument
parameters. These parameters are the basis for the performance requirements of
C € the digital signal processor. Two areas that define the processing requirements
are pulse timing, and the time/doppler frequency characteristics of the return
signal.
The pulse timing is a function of maximum and minimum round trip delays of the
signal and hence of orbit altitude, swath coverage and spacecraft attitude. A
first cut was taken at this timing during this study in order to scope the
hardware, but a detailed analysis will need to be done during the development
r `	 phase. It appears that transmit pulses occurring every approx. 16.5 ms will be
required and since the antenna dwell time for an 830 km orbit and 25 km cell size
is 627.3 ms, there will be 38 or 39 XMIT/Rec cycles per antenna per cell. (Two
h	 or three of these cycles should be Noise Only measurements, i.e., XMIT is
inhibited.)
1 
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time/doppler	 frequency	 characteristics	 of	 one	 representative	 beam	 are
illustrated
	
in	 Figure	 3.2.5.1-2.	 The	 doppler	 frequencies	 result	 from	 the
velocity	 of	 the	 spacecraft,	 rotation	 of	 the	 Earth,
	 and	 the	 geometry
	 of	 ther
transmitted and received signals.
	 The function of the digital 	 signal	 processor
is to range gate and filter the backscatter energy from the ocean surface.	 The
filter bandwidths correspond to 25 km cells on the ocean surface.
	 The times and
1 frequencies shown in Figure 3.2.5.1-2 are from a study done for the NOSS mission;
1 they	 are	 only	 shown	 for	 reference	 to	 illustrate	 a	 typical	 case.	 The	 NROSS
mission will	 have different frequencies and times.
	 but the	 shape of	 the curves
and the coverage of the return by 8 sets of FFT processes will 	 be similar.	 This
figure will	 vary as	 a	 function of antenna ani orbit latitude,
	
and	 one	 of the
tasks	 for	 requirements
	
development. will	 be	 to	 calculate	 this	 figure	 for	 all
atenna and orbit conditions and then to determine the bandwidths and 	 timing of
individual	 FFT's	 so	 that	 the	 entire	 return	 signal	 will	 be	 converted	 to	 1024
discrete power spectral lines by the FFT processor.
3.2.5.1.2.3 Analy sis Requirements. Analysis tasks necessary to finalize the
i detailed design requirements of the NROSS Scatterometer from the receiver IF
Amplifier to the output buffer interface to the spacecraft telemetry must be
included in the Scatterometer Signal Processor effort and have been included in
the kOM cost estimate. These tasks can be divided into three fundamental groups.
1. Bandsplitting requirements.
2. Dynamic range requirements.
3. Coregistration requirements.
The bandsplitting requirements include definition of signal splitting phase and
amplitude tolerances, specificaton of band definition filter requirements, and
performance degradation predictions. In addition, the issue of cell and band
!. definitions must be reviewed in conjunction with filter requirements in order to
provide design/performance tradeoffs. Alternative bandsplitting and sampling
designs should be investigated. The use of direct quadrature sampling of the
second IF will be investigated to determine if it provides a more efficient use
of resources (by eliminating the need for band shifting). This taks will produce
an alternate design to be compared with the present analog band splitting
tom .	 approach.
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Figure 3.2.5.1-2. Return Signal
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y	 The issues of dynamic range and word length requirements will be studied with theI	 intent of developing the most efficient hardware solution without sacrificing
performance.
	 The effects of finite quantization and saturation will be
investigated along with errors generated with rounding and truncation. The
lresults will be verified via simulation where appropriate.
The final study task addresses the problem of coregistration and the development
of an algorithm for implementation. The Fourier filter bandwidths determine the
ability of the processor to set the edges of the doppler cells. This question is
also addressed in the setting of the band splitting requirements. The orbital
requirements and the algorithms to define the adjustments to doppler center
frequencies will be defined.
These study efforts should be completed in conjunction with the initial
breadboard design phase of the Scatterometer Signal Processor. The results are
to be verified in breadboard test and via simulation where appropriate.
Signal Processor Analysis and Design Support Tasks are listed below:
((
	 Task
I	 1.	 Establish Signal Splitter Requirements to Define
a. Phase error effects.
b. Amplitude imbalance effects.
k i
C.	 Combined effects.
Ft	
d.	 Specification Requirements.
e.	 Numerical performance degradation of proposed design.
2.	 Establish Band Definition Filter Requirements to
a. Review cell requirements.
b. Review bin/cell synthesis.t
C.	 Calculate cell-to-cell rejection.
i
d. Relate cell-to-cell rejection to system performance.
e. Define realistic filter requirements.
If. Evaluate recommended filter's impact on system performance.
g. Verify via simulation where appropriate.
3.	 Dynamic Range Requirements to
a. review existing requirements.
b. Calculate dynamic range expected in each band.
C.	 Establish word length requirement estimates.
d.	 Verify dynamic range compliance via simulation where appropriate.
4.	 Evaluate A/D Converter Requirements to
a. Establish a baseline A/D design in terms of word length and scaling.
b. Estimate performance degradation.
S.	 Analyze Bandsplit and Sample Alternatives to
a. Define alternate design(s); e.g., direct quadrature sampling.
b. Evaluate relative merits and requirements.
C.	 Recommend design approach.
6.	 Evaluate Coregistsration and Orbit Update Requirements to
a. Define minimum spatial resolution requirements.
b. Define orbit update requirements.
C.
	 Generate tables of orbit parameters.
d. Develop spatial to frequency altorithm.
e. Define sample interval definition per orbit and antenna.
3.2.5.1.2.4 IF/Baseband Processing. Figure 3.2.5.1-3 illustrates the
IF/Baseband conversion. The 197 MHz 1st IF signal is bandpassed filtered and
amplified. A switched local oscillator is used to normalize the positive and
negative doppler associated with the forward and aft looking antennas. The 8.2
MHz output of the mixer is bandpassed filtered and split into eight equal power
signals in a 4:1 power splitter and four 2:1 power splitters. The intent is to
partition the return doppler into four frequency bands. Each band will be
filtered digitally using a Fast Fourier Transform. Key to the bandsplitting
TP-2334A
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requirement is the generation of In-Phase (I) and Quadraphase (Q) components at
baseband. These complex waveforms (I and Q) are generated by mixing with a
complex LO generated from a stable source and a 90 0 hybrid. The I and Q
signals are low pass filtered for alias removal. These filters are critical
since the maximum FFT frequency equals the cutoff frequency of the LP Filters.
The doppler frequency bands are adjoining and the low pass filters must separate
these bands so energy does not fold into the adjoining filters. The output of
the Fourier Transform must be studied to determine which of the filter cells at
the outer edge of the band be used. Normally only 70 to 80% of the transform
output can be used due to out of band energy folding into the band of interest.
The useful band is a function of the performance of the LP filters at the output
of the I and Q mixers.
The nominal bandwidths of the four bands and associated FFT parameters are
tabulated below.
Baseband # Complex FFT # of
Band Processor BW Samples BW FFTs
1 102.4 KHz 1024 204.8 KHz 4
2 51.2 KHz 512 102.4 KHz 2
3 25.6 KHz 256 51.2 KHz 1
4 25.6 KHz 256 51.2 KHz 1
*NOTE - Indicates number of FFTS performed serially in time during the
return signal - PWR in corresponding Fourier Bins are summed.
These parameters are preliminary with final values to be worked out during the
design phase.
3.2.5.1.2.5 Sampling and A/D Conversion. In referring to Figure 3.2.5.1-2 it
can be seen that for band 1 a 256 point FFT was performed in 1.25 ms. Assuming
that the timing for NROSS will be the same (a good assumption since it is mainly
a function of transmit pulse width and since small deviations will not affect the
conclusions drawn by this study), the time for sampling and A/D converting each
sample in band 1 will be 1.25 ms/256 = 4.833 us.
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,i A survey of qualified (or qualifiable) A/D converters and Sample/Hold circuits
revealed that the Micro Networks MN5245 A/D converter was the fastest at 1 Ns
for a 12 bit conversion and the Micro Networks MN 346 S/H with 2 us ,.cquisi-
tion and settling times was adequate for the ,lob. Using these d =vices, 3 us
are required for sampling and A/D conversion. Thus the circuits are capable of
handling the rates required for band 1 but are too slow to handle any additional
conversions from the other bands.
However, the conversion rates of the other bands are slower so it is possible to
time multiplex one S/H and A/D cir •
-uit to handle the other three bands. Since
in-phase and quadrature signals ars digitalzed simultaneously, a total of four
S/H circuits and four A/D converters are required. This is less than the 8 each
which were required for NOSS since at that time these 'fast devices were not
available. The power savings are significant since the NROSS version requires
about 9.7 w (including buffer amps, offset reference, and anlog mux), which is
about half of the NOSS number. Figure 3.2.5.1-4 shows th e
 block diagram for the
S/H and A/D functions. Note that an offset reference voltage is needed since
this A/D converter only handles 0 to 5 V inputs. This results in an offset
binary output code which is converted to 2's complement by inverting the MSB.
The timing diagram of Figure 3.2.5.1-5 illustrates the time multiplexing of bands
2, 3, and 4.
3.2.5.1.2.6 Input Buffer Memory. During the approximately 9 ms that the return
signal is present 2048 complex samples and A/D conversions are performed (4096
words total). This data must be processed by 8 FFT "batch" conversions during
the approximately 16 ms between X/R cycles. A buffer memory is required to store
this data. A block diagram of this memory is shown in Figure 3.2.5.1-6 for the
real (in-phase) data; the memory for the imaginary (quadrature) data is iden-
tical. Parallel to serial conversion is performed by 4 shift registers. They
not only provide the bit serial format required by the FFT processor but are
instrumental in satisfying the timing and data permutation requirements of the
FFT processor. The FFT processor requires 4 real and 4 imaginary inputs.
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Figure 3.2.5.1 -4. Block Diagram Sample & Hold and A/D Conversion
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Figure 3.2.5.1-5. Timing Diagram Bands 2, 3 and 4 Multiplexing
	
i	 At the expense of complicating the control logic, the buffer memory can be
reduced in size since data is being sent to the FFT processor during the time
I +	 some parts of memory are being filled ( 9 ms to fill whole memory,	 2 ms to
empty 1/8 th of it). However, for this study the "brute force" approach was
taken and the maximum memory size was used.
'
	
	 Advances in the state-of-the-art made possible significant reduction in power
required for this memory from the MOSS baseline. GMOS memory of adequate speed
y is now available and the total memory power requirement, including the shift
regis f.rs for Par. to Ser. conversion, is only 1.7 w (the memory itself only
needs 36 mw worst case).
3.2.5.1.2.7 FFT Processor. The FFT processor is identical to one which was
breadboarded and tested as part of a GE funded IR&D program and proposed for NOSS
except that the Advance Computational Elemert (ACE) chip is now available i
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use. The ACE is a CMOS/SOS custom LSI circuit developed and manufactured by GE.
At the clock rates required for this application ( 2.5 MHz clock will do the 256
point FFT in 2 ms) it consumes only 6 mw of power.
l
A block diagram of the FFT processor is shown in the top half of Figure 3.2.5.1-7.
The 256 real and 256 imaginary data words are downloaded from the Input Buffer
memory through the shift registers into the FFT input memory in such a fashion
that samples number 0,64,12, and 192 are the first to appear at the 4 real and 4
imaginary inputs of the computational circuit.
The computational circuit consists of 8 interconnected ACE chips. The ACE chips
perform complex adds, subtracts and multiplies and are essentially in parallel
except that intermediate results are cross connected between them. The data
makes 4 passes through the computational chip passing from the input memory to
memory 1, from memory 1 to memory 2, from memory 2 to memory 1 and finally from
f memory 1 to the output memory. Permutations are performed by controlling the
addresses of memory read and write operations. A ROM provides the trig weights
required by the FFT process. The control circuitry utilizes several PROMS to
control memory addressing and data routing and timing.
The FFT algorithm used is an ordered-in, ordered out radix 4 algorithm developed
by General Electric's Electronics Laboratory in Syracuse, NY.
3.2.5.1.2.8 Hann Weighting and Power Calculdtion Circuit. The Discrete Fourier
Transform output filters are shaped as a funtion of (sin x)/x. This shape
results fa the square sampling window associated with the finite number of
samples (N=256). the Fourier transform of a pulse is (sin x)/x and the finite
sampling period is mathematically equivalent to multiplication by a unit pulse.
Multiplication in the time domain transforms to convolution in the frequency
domain; thus, the (sin x)/x filter shape. Adjacent filter outputs crossover at
approximately -4.5 d8 and only 13 dB isolation exists between sidelobes. This 13
dB rejection between filters must be improved to give adequate Scatterometer
performance.
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Windowing 'techniques enable the filter shapes to be adjusted to fit desired
performance. Windowing is equivalent *n multiplying the input samples by some
function different than the unit pulse. These functions include triangles,
raised cosines, and step functions. Since multiplication in the time domain is
convolution in the frequency domain, the output filter will have the shape of the
transform of the windowing function.
Hann weighting is implemented by multiplying the input signal by a cosine on a
Pedestal. The isolation between the main and side lobes for Hann filters is
greater than 30 dB as opposed to 13 dB for the uniform case.
A property of Hann weighting that makes it particularly valuable is that Hann
weighting can be implemented in the frequency domain in a straightforward manner.
The technique involves simple convolution (ail adds and subtracts) between three
adjacent bins.
The bottom portion of Figure 3.2.5.1-7 shows the circuitry needed for performing
the Hann weighting. It consists of shift registers three words tong tapped so as
to present three adjacent words (representing adjacent Fourier frequency bins) to
a summing circuit which calculates the Hann weighted output corresponding to the
middle word.
The power estimation of each Fre quency bin is accomplished by a single ACE chip
which squares the real and imag'onary components and adds the squares. A shift
register is used at the output to convert to bit parallel format which is used by
the subsequent co-registration circuitry.
3.2.5.1.2.9 Co-registration and Doppler Cell Accumulation. The center frequency
of each Doppler cell varies as a function of Latitude as the spacecraft orbits
the earth due to earth motion variations with respect to the subtrack velocity
vector. Thus to insure that each Doppler cell remains at a constant crosstrack
distance from the S/C subtrack position, the center frequency of each Doppler
cell must be constantly changed. This is accomplished by assembling different
sets of Fourier frequency bins (out of the FFT) into doppler frequency bins as a
function of Latitude. This process is tailed Co-Registration.
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With 6 antennas, 25 Doppler cells per antenna, and if the orbit is divided into
128 segments, there are 6 x 25 x 128 = 19200 ways of grouping Fourier frequency
bins to generate co-registered Doppler bins.
There are two basic approaches to the co-registration circuitry. One is to
calculate the upper and lower frequency limits of each Doppler cell on boarG
using the equation:
fo = fm+nf sin (2TL+^)
for calculating the lower limit and adding the bandwidth to obtain the upper
limit.
The advantage of this method is that only 600 values need to be stored (fm,
nfa , ofd , Bw for 25 cells x 6 antennas). The disadvantage is that the
algorithm cannot conveniently handle the overlap between the four bands. In
order to avoid accumulating power estimates (Fourier frequency bins) from
different sets of FFT's into the same Doppler cell, the four bands overlap (see
Figure 3.2.5.1-2) so that the signal from a Doppler bin at the overlap shows up
in the outputs of two FFT processes, but only one set is to be accumulated.
Example: If the bands did not overlap a cell could be composed of the upper
4 spectral lines of band 1 and the tower 4 lines of band 2. With overlap the
cell will show up in the upper 8 lines of band 1 and in the lower 8 lines of
band 2. Either one can be used for data, but if bot are used the cell will
show twice the actual return power.
In this method the frequency represented by each output word from the FFT
processor is compared to the calculated limits to see which Doppler bin it
belongs to. When the same frequency component shows up twice it is difficult to
determine which one to use.
In the second method PROM's are used to store upper and lower frequency limits
for each cell as a function of orbit position, antenna, and band. Referring to
Figure 3.2.5.1-8, the circuit operates as follows.
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Before switching to the next antenna, the circuitry looks up the upper and lower
limits of each Doppler cell for that next antenna at the current latitude of the
spacecraft. These limits are stored in one of the Ping-Ponged memories (RAM A or
RAM B) while the other memory is being used for sorting the frequency bins of the
current antenna. The look-up is performed by powering up the PROMS and then
selecting Doppler cells in sequence by stepping the "CELL COUNTER". At the first
count of the CELL COUNTER, PROM #1 is enabled and the starting address of the
first Doppler cell (address assigned to words coming out of the FFT processor,
i.e., I.D. of individual spectral tines) appears at the PROM output and is
latched. The control logic next disables PROM #1 and enables PROM #2 (in general
terms: Disable PROM #N, enable PROM #N+1) and latches the ending address. Next,
the "FFT BIN COUNTER" is cycled through 256 counts (0 through 255) and if any of
the counts fall between the upper and lower limits the count of the CELL COUNTER
is written as data into that address of RAM A or B (whichever is in the load
mode) selected by the FFT BIN COUNTER count. Then the FFT BIN COUNTER is stepped
once; this causes the Oth bit to change states indicating the next band is
selected. Now the latching of upper and lower limits is repeated since the PROM
address now represents Start/Stop data of the next band (2 MSB's of FFT BIN
COUNTER go to 2 address bits of PROMS). The FFT BIN COUNTER is stepped through
counts of 256 to 511, and the RAM is loaded as before if the count is within
limits. This is repeated 2 more times to load data for Bands 3 and 4. Then the
CELL COUNTER is advanced one count selecting PROMS 2 & 3 and the whole process is
repeated until the RAM is loaded with data for all 25 cells. 	
I1
The loading of the RAM occurs once every 627.3 ms (antenna dwell time for 25 km
cells) and takes 25700 clock periods (25 cells x 1024 FFt bins + 25 x 4 latch 	
I
priods). With a 2.5 MHz clock the process takes 10.28 ms for a duty cycle of
1.6%. The PROMS, latches, comparitors, decoder, and counters can all be power 	 y
strobed to reduce average power requirements. 	 f
The latitude updating can be synchronized with the antenna sequencing so that the
address bits of the PROM represented by these variables are not changing during
the RAM loading process.
Accumulation of FFT outputs into Doppler bins is performed by 25 word wide x 20	 -1
bit accumulators. There is one accumulator for S+N and one for N only data. As
the 12 bit output words appear from the FFT processor, they are accompanied by a
10 bit address. This 10 bit address is applied to the RAM which was previously
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loaded, as described above, and the RAM output is used as the address input of
the enabled accumulator selecting the Doppler bin which is to receive the FFT
output word. At the end of each antenna dwell period the accumulators are dumped
to the spacecraft through the Data Formatter. When the data is dumped the words
will be truncated to 16 bits. Although not shown in Figure 3.2.5.1-8, Ping
Ponged accumulators will be used so that data can be dumped to the spacecraft
concurrently with accumulation of new data.
3.2.5.2 Digital Controller
The Digital Controller is based o r^  the SASS design and as much as possible of
that design will be salvaged. Aowever, there are changes and additions to
accommodate the changes in configuration and operation. Some of the changes from
SASS in terms of impact on the Digital Controller design are the extra antennas
and different operating modes, changes in timing, different spacecraft
interfaces, the addition of time code into the data stream and the use of the
digital signal processor which requires different control interfaces and data
output logic.
On previous Scatterometer programs, SASS and Skylab (S-193), the lack of a time
code in the instrument data stream was found to be an inconvenience, especially
for data analysis during testing at the instrument level; therefore, it is
" proposed to utilize the time code from the Spacecraft and insert it into the
Scatterometer data stream. Containing its own synch pattern and time code, the
Scatterometer data stream will be completely self-sufficient. This will a11nw
options and fallback positions useful during spacecraft integration; for examp-.e,
by using a T-cable on the data output connector (or by connecting to the test
connector), the Scatterometer data could be fully recovered even if there are
problems with the spacecraft telemetry system or the ground station.
The Digital Controller is expected to require five boards in the IEA assembly.
The major functions of the Digital Controller are described below; refer to
Figures 3.2.5.2-1 and 3.2.5.2-2 for clarification of the discussion.
3.2.5.2.1 Sequencer
The sequencer and the power-on initialize circuitry will occupy one printed
wiring board. The sequencer uses a ROM to store the number of clock pulses
between events and another ROM to control the state of each control signal at
each event. An event is initiated when the downcounter has counted to zero from
the count loaded during the previous event. A borrow pulse is produced during
the LO state of the downcounter clock setting a flip flop which enables three
strobe pulses. Strobe #1 latches the event ROM data representing the updated
states of all control signals at this event. Strobe #2 loads the count to the
next event into the downcounter. Strobe #3 steps the address counter. When the
downcounter clock goes HI the enable FF is reset disabling the strobe pullses
until the next event.
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1 The granularity of event timing is a function of the period of thr downcounter
clock (6.4 us on SASS). The length of the downcounter and width of the time
interval ROM are a function of clock period and the longest time betwr ,en any two
successive events. The address counter length and ROM size is a function of the
number of events in a cycle. The sequencer produces the timing for a transmit/
receive subcycle. The mode logic counts these cycles to generate antenna select
commands. Some control signals produced by the sequencer are not used for every
XMIT/REC subcycle; these are gated by signals from the mode control logic so that
they occur only at the proper times (EX: Control signals for data dump to S/C,
Analog , Digital Mux control, etc.).
i
I
'	 t	 ,
r.
^I
^^ 1
Certain control signals require override capability via the test connector to
permit testing and calibration. When the test connector is unused (open inputs)
the overrides are disabled.
The ROMS can be power strobed to reduce average power, as was done on SASS.
3.2.5.2.2 Mode Logic
The mode logic will require one circuit board. This function is completely
different from the SASS design. Operation is as follows.
The mode commands from the spacecraft are latched; the last command received is
the mode to be executed and clears the previously sent mode. Since modes cannot
be changed in the middle of a data accumulation period a second level latch is
used which updates at the end of each accumulation period (when the antenna ports
change). The outputs of this latch, corresponding to the modes, are encoded into
address bits and select the proper area of the Mode Sequence ROM. Since the
circulators in the ASM have opposite states for XMIT vs. Receive, an XMIT/REC
signal from the sequencer goes to an address line of the ROM; the data in the two
halves of the ROM selected by this signal are complements of each other.
The XMIT/Receive subcycles from the sequencer are counted by a counter to
determine the end of an antenna sample period (data accumulation. period). The
output of this counter steps an address counter for the Mode Sequence ROM and the
remaining address lines of the ROM are controlled by this address counter. The
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!	 outputs of the ROM are the commands to the circulators in the ASM which select
1	 the proper antenna in the correct sequence for each mode.
The circulator commands have override logic controller from the test connector to
enable forcing the circulators into any configuration for test purposes. This is
required for calibration and was also done on SASS. An open at the test
connector disables the override.
Outputs of the XMIT/REC subcycle counter are decoded to determine when noise only
data is to be taken. When the count equals a predetermined number, corresponding
to "N-only" data, a comparitor outputs an XMIT inhibit signal and sends a signal
to the Scatterometer Processor selecting the "N-only" accumulator.
3.2.5.2.3 Analog Housekeeping Telemetry
The Analog Housekeeping Telemetry circuit will use about one circuit board. It
contains the thermistor reference voltage source, precision series resistors, and
Can analog multiplexer for handling the temperature data required for data
correction. (State of health temperature data are sent directly to the
spacecraft as analog signals.) The data from this mux is subcommutated over
eight data frames. Another analog mux will handle data which will be sampled
once per d ly.6 frame; this mux also receives the output of the temperature data
mux. A 12 bit A/D converter will A/D convert: the output of the mux and the data
will be stored in a buffer memory. The control logic for stepping the
multiplexers, controlling the A/D converter and the buffer memory are also on
t, these boards. The sequencer sends a mux enable command to start the control
logic at the proper time but the details of the control are performed by the
logic. The design is virtually identical to that used on SASS except the buffer
(	 memory has been added to limina±'a the gaps between words in the output data
. stream (as was the case on SASS) and to provide greater flexibility in designing
the data interface with the spacecraft. The buffer memory eliminates the need to
A/D convert at the data output rate to the spacecraft (as was the case on SASS)
allowing more time for the MUX outputs to settle, resulting in greater accuracy.
i
	
I	 '
	
.I	
?
3.2.5.2.4 Digital Housekeeping Logic
This circuitry will use one circuit board.
	 It consists of a large digital
mul',iplexer which is scanned during data dump time to the spacecraft. The first
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32 to 40 inputs ( de pending on word size) to this mux are hardwired to +5V or
ground to produce the synch pattern at the start of each data dump. Other inputs
are from the time code reformatter and various bi-level and status monitors in
the instrument.
The time code reformatter is a new design. It will convert the serial time code
from the spacecraft to a parallel format. It will update its parallel lutput
each time a new serial code is received. The parallel output is latched at a
known point within the operating sequence of the instrument (at the start of an
antenna sample period, for example) so that the time code can be precisely
correlated to what the instrument was doing at the time. Logic will be designed
to prevent latching the time code while it is updating.
3.2.5.2.5 Data Output Logic
l This circuitry controls the selection of digital mux, buffer memory or Signal
Processor buffer memory as the source of data going to the spacecraft. It will
switch between these sources without glitches or discontinuities in the data
stream. It will provide the clocks to these sources to keep the data bits
synchronized to the data clock. It also provides control and timing signals to
the Signal Processor to mark the end of data accumulation periods. It will
i
generate a data valid (or enable) envelope and provide the interface buffers for
this signal and the data and data clock outputs to the spacecraft.
Note that for costing purposes the data interface with the spacecraft is assumed
to be identical to SASS and what was proposed for NROSS (except for data rate and
number of bits per dump). In this interface the Scatterometer dumps data to the
spacecraft in a burst when it is ready. A data valid (or enable) signal goes
true (HI) before the data dump begins. The Scatterometer provides the data clock
which is used by the spacecraft to receive the serial data. At the end of the
,.ata dump the data valid signal goes false. If the data interface is such that
the spacecraft pulls data from the Scatterometer by providing the shift clock and
enable signal the design will have to be changed to add a "ping-pong" buffer
memory and sufficient filler bits to insure that no data is 'lost due to
asynchronous operation of the Scatterometer relative to the spacecraft data
system. This represents some additional cost but the difference is small
relative to the accuracy of the ROM cost estimate; hence, the cost estimate is
still valid.
3.2.5.2.6 Latitude Calculation Logic
This circuitry will share a circuit board with the Data Output Logic. It will
receive an orbit reference marker from the spacecraft once per orbit and will
calculate position on orbit by dividing the time interva l between markers into
TBD equal increments (probably 128 or 250 increments). This information is used
by the co-registration logic of the Scatterometer Processor.
s	 l4lM^c+x- =_
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3.2.5.3 Timing & Control
3.2.5.3.1 Sensor Timing
3.2.5.3.1.1 Transmit/Receive Timing. Sensor timing is driven by orbital
parameters and swath coverage requirements. For an orbit altitude of 830 Km the
satellite subtrack velocity varies from 6.6498 Km/sec at the equator to 6.6341
Km/sec at maximum latitude of 81.261 0 for an average of 6.642 Km/sec. At this
velocity it takes 3.764 sec to travel the 25 Km in-track cell dimension and since
6 antennas have to be scanned in that time the antenna dwell period is 3.764/6 =
627.3 ms.
The timing of an XMIT/REC cycle is determined by three requirements: it must
divide evenly into the antenna dwell period (N x tX/R - tANT), the Xmit pulse
must be shorter than the minimum round trip delay from the closest cell (includes
full time of the pulse), and the time from the end of the XMIT pulse to the start
of the next SMIT pulse (including use time) must be greater than the maximum
round trip delay.
The round trip delays are driven by the swath coverage requirements. For maximum
orbit altitude of 855 Km and maximum incidence angle of 60 0 the maximum round
trip delay from outer edge of the swath is 9.954 ms, not that these are all
rough calculations ignoring spacecraft attitude errors and other minor error
i
sources. For minimum orbit altitude of 805 Km the minimum round trip delay (to
the near nadir cell at 130 nadir angle) is ^- 5.53 ms.
For the SASS configuration the rise time of the Xmit pulse was 1 ms and the fall
time 0.2 ms. For the NROSS system, however, the anticipated 1.4 droop of the
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s acecraft Pulse Load Bus (ov	 eidin	 w r to th HVPS)	 d	 dati	 fV	 pr	 g po e	 causes a egra	 on o
switching speed in the HVPS and a rise time of 1.5 ms and a fall time of 0.3 ms
should be used for conservatism. Rounding off the maximum round trip delay to 10
ms and the minimum round trip delay to 5.5 ms the recommended timing is to have
38 XMIT/REC cycles per antenna dwell period for a cycle time of 627.3/38 = 16.508
ms and a maximum pulse width of 5.008 ms. The timing is illustrated in Figure
3.2.5.3-1 below.
WE	 10
rrI.
5.5
REC
TIME IN MILLISECONDS
Figure 3.2.5.3-1. XMIT/REC Timing for Anticipated Pulse Load
Bus Characteristics
If the Pulse Load Bus characteristics could be improved to eliminate the droop,
the SASS rise and fall times could be used and 39 cycles could be squeezed into
an antenna dwell period. For 39 cycles the cycle time is 16.085 ms and with a
rise `ime of 1 ms the SMIT pulse could be widened to 5.085 ms. Assuming 2
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Noise-Only cycles (re: next paragraph) the illumination time for each cell, per
antenna, increases from 180.3 ms (36 x 5.008) to 188.1 ms (37 x 5.085) by use of
an improved Pulse Load Bus.
Noise only measurements are made by inhibiting the XMIT pulse during some of the
cycles. Further analysis will be required to determine/verify the optimum number
of Noise only measurements, but extrapolating from the NROSS instrument where one
Noise-only cycle was planned for 15 S + N cycles it appears that two noise only
cycles out of the total of 38 is reasonable. Note that the timing developed
	 .(
above assumes asynchronous operation with respect to the spacecraft Data Handling
	 I
Sub-system. If it is required, or detLr,J ned to be desirable, to synchronize the
Scatterometer to the Data Handling Sub-system the measurement cell size will need
to be adjusted (from the present 25 Km size) so that the antenna dwell time and
the data frame (or sub-frame) times satisfy the following equation:
CANT DWELL x N - tOATA FRAME x M
where N and M are integers ( and relatively small to minimize memory
requirements). The XMIT/REC timing would then have to be re-calculated for the
new antenna dwell time using the same reasoning as above.
Figure 3.2.5.3-2 shows the relationship of XMIT/REC cycle to antenna timing.
3.2.5.3.1.2 Calibration Timing.
	 The Scatterometer instrument is calibrated
periodically by connecting the Receiver to a calibrated noise source instead of
	 i
the antennas. To simplify the control logic and data reduction the calibration
pariod lasted for a whole measurement call period (time to scan all antennas
once) for the SASS instrument, and is one of the possible scenarios for NROSS.
However, the possibility of doing calibrates more often but only during antenna
#2 & 5 dwell times has the advantage of not losing data while calibration is
being performed.
From SASS experience it is known that a 4 minute interval between calibrate
cycyles is of too long and that a 32 to 1 ratio of measurement to calibration
time is adequate. Further analysis is required, however, to optimize the
	 i?11
instrument with respect to calibration time vs. instrument time and the ROM costs
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Ireflect this analysis. Pending this analysis some guesses can be made and some
"straw man" scenarios suggested. some possibilities are:
1. One 3.764 sec calibration cycle (one measurement cell time) every 64
measurement cell times or once every 240.896 sec (approximately 4
minutes).
This gives a calibration interval same as used on SASS but the ratio of
measurement time to calibration time is 64 to 1 and data is lost for
every 64th cell.
2. One 3.764 sec calibration cycle every 32 measurement cell times or once
every 2 minutes.
This gives a measurement to calibration time ratio equal to that used on
SASS but data is lost twice as often and calibrations are only 2 minutes
apart.
3. Two 0.6273 sec calibration cycles (during antenna #2 and antenna N5
dwell times) every 16 measurement cell times.
This will giva the same measurement time to calibration time ratio as
SASS and no data would be lost since antennas 2 & 5 are only used for
ambiguity resolution and periodic loss of this data could be compensated
for in the data processing algorithm.
3.2.5.3.1.3 Data Processing & Data Dump Timing. During one XMIT/REC cycle
(16.508 ms) eight 256 point FFT's are done on the return -Ignal. The return
signal is digitized (sampled and A/D converted) and held in buffer memory until
the FFT processor is ready for the data. It takes 4160 clock pulses per FFT
process plus some TBD overhead to move data into & out of the processor thus a
clock of --2  MHz is required for processing 8 sets of FFT's during one X/R
cycle. The data from each X/R cycle is accumulated and dumped to the Spacecraft
at the end of each antenna dwell period (once every 627.3 ms).
3.2.5.3.2 Processor Control and Data Buffers
The Scatterometer has its own control logic which sequences the instrument thru
its operating cycles as a function of mode selected. The only external
references required are an orbit reference marker and a time code and possibly
data subsystem timing references if the Scatterometer has to be synched to the
telemetry data frame (this option was not costed).
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The instrument contains data buffers for holding digitized return signal data
until the FFT processor is ready for it and various data buffers interval to the
digital Scatterometer Processor. Any data buffers required for the data output
interface to the spacecraft are not costed since the NROSS and SASS designs
(assumed to be the baseline for this effort) did not require a buffer; these
designs dumped data to the spacecraft directly from the accumulators
asynchronously with data frame timing.
3.2.5.3.3 Telemetry and Command
The commands required by the Scatterometer and the details of the command
interface are described in Section 3.2.1.3.
Telemetry is divided into two major groups:
1. Instrument state of health telemetry is provided to the spacecraft as
individual analog signals (temperature monitors) or bilevel signals
(relay states). This telemetry is powered from a switched telemetry
bus, has isolated return, and is operational even if the Scatterometer
is powered down. Details are specified in Section 3.2.1.7.
2. Science and calibration dat: is sent to the spacecraft serially and the
characteristics of this interface are definedin Section 3.2.1.6.
3.2.5.4 Low Voltage Power Supply
The voltages needed by the various Scatterometer components are supplied by a
rDC/DC converter located in the Integrated Electronics Assembly. The design is
basically the one flown on the SASS program but scaled up for greater power
handling capability.
The DC/DC Converter accepts 28 + 2% VDC spacecraft regulated power and produces
+ 15V and +28V DC outputs and a 4 volt isolated AC used by the HVPS. Conversion
efficiency is 75%. figure 3.2.5.4-1 shows the various loads of the DC/DC
converter.
C
3.2.5.4.1 Input Requirements
The DC/DC converter will be designed to operate with the +28VDC Main Bus as
specified in Section 3.2.1.1.1 of this document. The Main Bus Return will be
isolated from all other grounds by 100 K ohms min. The loading of the +28VDC
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D. 3 W MAX ASSEMBLY
CURRENT
SOURCE
8.1 W MAX DIGITAL
CONTROLLER
58.6 W MAX 	 I SCAT
PROCESSOR
Figure 3.2.5.4-1. DC/DC Converter Power Flow Sum m y
Main Bus by the DC/DC converter will be as specified in Section 3.2.1.1.1. Note
that the power consumption specified in 3.2.1.1.1 is slightly higher than the
steady state and peak power shown in Figure 3.2.5.4-1; this is to allow for
array contingencies or any items missed by this limited study. Section
3.2.1.1.1.1 should be used for developing spacecraft requirements.
3.2.5.4.2 Output Requirements
On SASS the DC/DC converter provided +5V at +7% tolerance and +15V at a +1%
tolerance and +28V at a +1V tolerance. The required tolerances for NROSS are not
fully defined at this time; we know that the logic will work at 5V +10% and that
for most of the +15V applications a +5% tolerance is sufficient. Thus it appears
that the basic SASS design will be more than adequate.
Output voltage ripple will be 0.6% RMS max. for broad band ripple and 0.35% RMS
max. for narrow band ripple between 800 KHz. Secondary voltage returns are
common to chassis and signal grounds but isolated from all other grounds by
100 ohms min.
3.2.5.4.3 Design Approach
Figure 3.2.5.4-2 shows the typical circuit design approach that will be used for
the DC/DC Converter power supply. A Jensen oscillator circuit is used to convert
the regulated input voltage to the required levels. An input filter with bleed
resistor and split relay contacts is provided to control turn-on current
transients and to protect from voltage transients. The output of the filter is
chopped at a 20 KHz rate by the Jensen oscillator. Isolation between input power
ground and output power returns (which become signal grounds) is provided by the
output transformer. In addition, the four volts AC supplied to the High Voltage
Power Supply is isolated from both power and signal grounds.
The converter will be packaged into the same relative area as the Seasat A
design; but, because of the greater power handling requirement, it is allotted
twice as much volume.
7
TP-2333A
	
3-101
r
ro0
Ld
CLQ
C
01
VI
d
O
N
u
L
U
LdMLdiCOV
VD
Li
O
I
N
a
Yi
N
M
L
7
T
J
ORIGINAL PACE 15
OF POOR QUALITY
y	 {yam
^
^ '
y^
Y
W t!.
M
« N
^
Y	 ^
O
^ ^} I• r OOi;
w f3 ^«r A
Z v ^oW
N 
^ WW
^,	 S
	
Liz
8
Cali	 ^i
^
Ic
i
^ fL J
^U
3.2.6 ELECTRICAL GROUND SUPPORT EQUIPMENT (GSE)
The electrical Ground Support Equipment for the Scatterometer consists of one
Bench Check Unit (BCU), Return Signal Simulator (RSS) and some special test
equipment. The BCU includes a Mini-Computer System for data processing, long
term trend analysis and some control functions for automated testing. The BCU is
packaged in standard two-bay electronic equipment cabinet.
3.2.6.2 Bench Check Unit (BCU)
The BCU is the primary equipment used for checkout and verification of the
Scatterometer. It provides all electrical interfaces - power, monitoring and
control. The BCU provides for continuous monitoring of input signals from the
Scatterometer to verify proper performance and to insure safe operation. Figure
3.2.6-1 shows the basic block diagram of the BCU equipment contained in the
two-bay cabine5. In addition to this equipment, there are two separate strip
chart recorders and the BCU mini-computer equipment. Figure 3.2.6-2 shows a
front panel layout of the basic BCU cabinets and Figure 3.2.6-3 shows the basic
mini- computer equipment layout. The detailed descriptions of the panels of the
cabinet and their operation and interfaces are included in the following
paragraphs.
3.2.6.2.1 Time Code Generator
The Time Code Generator generates the 36 Bit Time Code required by the
Scatterometer for use in data processing and control. This Time Code Generator
is an existing commercial item that can run on either its own internal reference
or an external reference. In addition to providing the 36 Bit Time Code, it
provides a Low Rate Time Code for use on marker pens of the strip chart recorders
of the BCU. The Time Code Generator provides a front panel indication of the
time including day of year, hour of day, minute of hour and second of minute that
is useful when taking test data. Front panel controls are provided for setting
the time.
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SUBSYSTEM
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LINE PRINTER
Figur- 3.2.6-3. BCU Minicomputer
3.2.6.2.2 I/O Panel
The I/O Panel provides all interfaces with the input and output signals from the
Scatterometer and is electrically identical to the Spacecraft Interface. For all
digital input lines to the panel, the panel buffers the signals and compares the
logic levels to high and low limits. Out-of-tolerance limits are flagged and
sent to the micro-processor to indicate out-of-tolerance conditions. The limits
used for this comparison are adjustable and front panel test points are provided
for each input signal. The micro-processor displays the out-of-tolerance limits
and merges the data with other data for transfer to the mini-computer. The in-
coming Scatterometer data is approximately 1.4K Bits per 627 ms Antenna Period;
they are received serially and are transferred to the micro-processor. The
micro-processor provides all buffering required and provides a display on its CRT
of selected data words.
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Signal conditioning circuits are provided for monitoring of analog temperature
fi
	
sensors from the Scatterometer. The buffered outputs of this signal conditioning
I are sent to an A/D card of the micro-processor for display by the micro-
processor's CRT and for merging with other data for transfers to the mini-
computer. A front panel rotary switch and digital panel meter are provided for
local monitoring of the conditioned temperatures.
Interface buffers are provided for bi-level telemetry signals from the Scattero-
meter. These buffered signals are transferred to the micro-processor and are
also displayed on the front panel via LED indicators. Analog telemetry signals
are also received, buffered and sent to the A/D converter of the micro-processor
for monitoring. A front panel switch and digital panel meter are provided for
selecting and monitoring the analog telemetr, signals. The analog signals are
also routed to the recorder switch panel wh ,:re they can be selected in groups to
provide a hard copy on the strip chart recorder. Figure 3.2.6-4 shows a block
diagram of the I/O panel output signal functions.
The Panel also provides the electrical interface to the Scatterometer for all
input signals except do power. To accomplish this function, it is electrically
identical to the NROSS Spacecraft Interface. It provides the control inputs to
the Scatterometer in three modes of operation:
1. Front Panel (manual) control.
2. Remote Control (via mini-computer).
3. Both manual and mini-computer control.
A front panel selector switch is provided to control which mode is active and to
lock out the unwanted mode. Front panel commands are initiated by front panel
backlighted switches that indicate the status of commands sent either manually or
remotely. Some commands require interlocks for proper operation so logic for
this function is provided in the panel. To verify proper operation of the
C Scatterometer with marginal interface signal levels, three adjustable signal
levels are selectable via front panel controls. These levels (adjustable via
trimpots internal to the panel) allow the nominal pulse levels as well as the
[y	 high and low limits to be selected. Buffered front panel test points are
^j	
provided for all output commands.
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I. This panel also simulates the 60 antenna thermistor inputs to the Scatterometer.
A selector switch under front panel or remote control selects one of the 60
thermistors for simulation and a second switch (also under `ront panel or remote
control) selects one of 10 values for the simulated thermistor. Test points are
provided for monitoring the value of the simulated thermistor at each interface.
+	 In order to keep an accurate measure of the running time on the Scatterometer
I components, the Input Interface Panel provides running time meters. These meters
are controlled by either manual or remote commands to the components. Figure
3.2.6-5 shows a block diagram of the I/O Panel, input signal functions.
3.2.6.2.3	 Power Control Panel/Power Supplies
The	 Power	 Control
	 Panel	 and	 Power	 Supplies
	
provides
	
do	 power	 to	 the
• Scatterometer,	 controls
	
the
	 input	 voltages,
	 monitors
	
for	 overvoltage,I
undervoltage, and overcurrent limits, conditions the monitor signals and provides
the safety features required to protect the Scatterometer and the BCU. 	 Figure
3.2.6-6 shows a block diagram of the power supply and the power control 	 panel.
¢ This panel and the power supplies provide two primary busses to the Scatterometer
of regulated power from +27.4 to +28.6 volts and a buss of unregulated power from
I +24.0 to +32.0 volts.	 Figure 3.2.6-6 shows essentially 1/2 of the total required
k power equipment.
	
The do power supplies provide sufficient capacity to handle the
I full	 transient current required while the Scatterometer TWTA is on, 	 but do not
provide the capability to simulate ripple or voltage spikes.
	
The power supplies
have	 an external	 voltage adjust
	 input from the power control
	 panel
	
where	 the
output can be adjusted from either the front panel	 or remotely from the micro-
processor.	 The	 power	 supply	 output	 voltage	 is	 remotely	 sensed	 just
	 before
? connection to the Scatterometer to 	 insure good	 voltage regulation.	 The powerr	 v
supply output is routed through the power control panel where a current shunt and
signal	 conditoner	 are	 provided	 to	 monitor	 the	 output	 current	 to	 the
k Scatterometer.
	 The output current 4 s monitored by a
	
dedicated meter and also
jmonitored by the strip chart recorder and the micro-processor.
	
The bus outputs
' are monitored for overvoitage and undervoltage as ' well as overcurrent with any of
these	 conditions	 causing	 the
	 output	 breaker	 to	 remove	 current	 from	 the
instrument.
	 Manual	 turn-on of this breaker is required to reapply power.
	
The
l
output voltages are monitored via a dedicated front panel meter and also by the
strip chart recorders and the micro-processor.
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Figure 3.2.6-6. Power Control Panel/P.S. Block Diagram
3.2.6.2.4 Micro-Processor Assembly
The micro-processor assembly including interface circuits provides the following
capabilities to the BCU.
a. Gather serial telemetry data from the Scatterometer and buffers this
data into temporary storage for further processing.
b. Limit checks data and sends messages to its CR' to notify the operator
if limits are exceeded.
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c. Stores limits for data checking, but can also update limits via the CRT
or via the mini-computer.
d. Displays operator requested data on the CRT and continuously updates
this data as new data is received.
e. Initiates an audible alarm if limits of "sensitive" parameters are
exceeded to further alert the operator.
f. Merges the telemetry data with analog telemetry bi-level telemetry,
input power voltages and currents, command status and other BCU
parameters to form a composite data package for transfer to the
mini-computer for recording and future data analysis.
g. Monitors the digital output word limit check circuits of the Output
Interface Panel to verify that data logic levels are within tolerance.
Figure 3.2.6-7 shows a block diagram of the micro-processor.
3.2.6.2.5 Strip Chart Recorders
The two (2) strip chart recorders provided for the BCU are Brush Model 200 units
each of which has eight channels of analog display and two event marker
	
channels. The recorders are mounted in self-contained enclosures and are on	 1
wheels to permit mobility. The signal inputs to the recorders is via the BCU
with one recorder used exclusively for monitoring Scatterometer do power and
currents. The other recorder inputs are selected by the recorder switch panel
that allows analog telemetry signals from the Scatterometer to be selected for
display via two rotary switches in banks of four channels to the recorder pen
channels. One of the event pens at ;.he edge of the recording paper of each
recorder is used to record time of day to aid in data correlation.
`I
3.2.6.2.6 Seif-Check Panel
The Self-Check Panel provides +he means to self-check the BCU to insure that it
is functioning properly and ready to interface with the Scatterometer. To
accomplish this, the Self-Check Panel duplicates the interfaces of the
Scatterometer and when in use is cabeled to the same interface cables. Figure
3.2.5.2-8 shows these connections.
	 The Self-Check Panel provides simulated
	
signals	 to duplicate the Scatterometer outputs. Figure 3.2.6.2-9 shows a block 	 r^
diagram of these functions. The serial data interface is simulated; a staircase
	
pattern
	
or a fixed value for each data word can be selected. If a fixed pattern 	
}}
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is selected, all words have the same value but this value can be selected via
front panel thumb wheel switches. The simulated output, data, clock, and enable,
are buffered before being transmitted to duplicate the Scatterometer electrical
output.
FLOPPY SSS 86/12A MICROPROCESSOR
DISK SINGLE BOARD CRTCOMPUTER TERMINAL
1/0 BUS
MPS610 SERIAL MINICOMPUTERPARALLEL
16 CHANNEL DIGITAL DIGITAL AND ALARM
A/D I /F 1 /F INTERFACE
BOARDS BOARD BOARD BOARD
ANALOG SIGNALS SERIAL TO INPUT TO ALARMS
FROM POWER DATA FROM AND OUTPUT AND MINICOMPUTER
CONTROL PNL AND 110 PANEL 1/F PANELS
1/0 PNL AND POWER
CONTROL PNL
Figure 3.2.6.2-7 Micro-Processor Assembly Block Diagram
Analog telemetry signals are simulated by a selector switch and D/A converter
that allows a 10 point calibration of analog output signals. B1-level discretes
are simulated individually. Bi-level output levels can also be selected via the
same selector used to set the serial telemetry logic levels.
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1Figure 3.2.6-8. Self-Check Panel Connections
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Figure 3.2.6-9. Self-Check Panel Simulation Block Diagram
3-114
	
TP-2335A
The Self-Check Panel also contains circuits and displays to verify receipt of the
proper signals from the BCU. This includes the following:
t	 a.	 Display of time code received.
fb.
	
	 Display of discrete commands. Line receivers, test points and displays
are provided for every discrete command.
C.	 Monitor of simulated antenna thermistors. Test Points are provided to
monitor the simulated antenna thermistors via an external ohm meter.
3.2.6.2.7 Oscilloscope
An Oscilloscope, Tektronix R7603 with 100 MHz 7A18 dual trace amplifiers, 7B53A
( dual time base and meter module are provided as part of the BCU for general
purpose use and for monitoring Scatterometer output rf pulse waveforms via the
RSS.
3.2.6.2.8 Mini-Computer
The mini-computer is part of the basic BCU. The mini-computer receives raw data
from the BCU micro-processor and stores the raw data on history tapes. The
i mini-computer maintains a directory of history tapes that includes the data and
time the test data was obtained, what procedures were being used including major
paragraphs, operator names and comments, identification of the unit under test,
etc. The mini-computer also plays an active part in automated tests where it,
via the BCU Input Interface panel, controls the BCU and sends commands to the
Scatterometer and Return Signal Simulator. The mini-computer also maintains a
directory of automated tests and stores the test sequences on disk. During
automated tests, the mini-computer performs real-time limit checking of
l	 Scatterometer outputs to verify that the Scatterometer is responding properly.
Playbacks of history tapes can be converted to engineering units using stored
calibration and conversion parameters. Data can be displayed on the
mini-computer CRT Terminal and/or printed in engineering units on the line
printer. The operator has a number of options when doing this:
a.	 Print all data including Scatterometer and BCU.
G
b.	 Print all Scatterometer data.
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c. Print all Scatterometer data and changes to the BCU data.
d. Print all data, but only if changed from the previous frame by a
specific amount.
e. Print all data, but only if changes from the previous printout by a
specific amount with the amount selectable for each data value.
The mini-computer also generates corrected magnetic tapes from the raw data
converted to engineering data and formatted. The mini-computer maintains a file
of these corrected tapes including the identification of the raw data tape used,
date, time, equipment ID under test, calibration used for the conversion, etc.
The mini-computer maintains files of the calibration factors used and a directory
of these files.
To evaluate performance and perform test analysis the Subsystem Evaluation
Program performs the following functions:
a. Calculates transmitted power.
b. Calculates received power for each cell.
i
c. Flags all out of spec values.
d. Looks for anomalous trends.
e. Calculates trends.
f. Provides statistic functions for science and housekeeping data. 	 I
These outputs can be written to the line printer, placed on disk for later
comparisons and written to.magnetic tapes.
The front panel layout of the mini-computer equipment was shown in Figure
3.2.6-3. The following paragraphs describe some of the characteristics of the
mini-computer hardware. A description of the software is contained in Paragraph
3.2.5.3. The CPU used is a HP1000/A100 that includes the following features:
a. Virtual Memory for data arrays.
b. Power fail/auto restart.
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t	 C.	 ASCII console emulator allowing complete control of the computer via any
ASCII Terminal.
d. Multifunction ROM Module with ROM boostrap loader.
e. Hardware Floating Point multiply/divide.
f. Multi level vectored priority interrupt.
g. Hardware memory management.
h. Direct Memory Access (DMA) on all I/O channels
	
i
i.	 EIS (Extended Instruction Set).
	
J.	 Automated self-test feature on power up.
The memory includes 512K bytes of error correcting memory and battery backup is
provided for the memory.. A 28M Byte cartridge disk is provided. A 2623A
Graphics Terminal is provides for operator interaction.
HP RTE-A.1 Operating System and Fortran 77 are provided. A dual nine track, 1600
BPI magnetic tape unit. HP 7971A/OPT 144 is included with a single tape
controller. The line printer is a 2608S, printing 400 lines per minute with 132
characters per line and a 128 character set.
HP Floating Point Processor is included for use with the CPU. An 12040A Async
Multiplexer is included to interface with the raw data from the BCU and to
interface with the I/O Panel when the BCU is under mini-computer control. A
12009A HPIB interface is included to interface with the disks and with HP test
(	 equipment.
( The mini-computer supports one test at the component level of the Scatterometer.
In this test, the mini-computer is used to check out and calibrate the digital
filters in the Scatterometer Integrated Electronics Package. For this test,
(
	
	 Hewlett-Packard Test Equipment with IEEE-488 (HPIB) interfaces are used which is
directly Compatible with the mini-computer.
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3.2.6.2.9 Return Signal Simulator (RSS)
The Return Signal Simulator allows the capability to test the RF interfaces of
the Scatterometer without the antennas. The RSS is essentially a synchronously
gated noise source of adjustable amplitude and a load with pulse detector and
power meter coupled to the Scatterometer RF ports via multicoupler manifold.
Figure 3.4.1.2-10 shows a block diagram of RSS.
Synchronizing signals from the Scatterometer to the BCU are used to gate the
noise diode on and off at the proper time to simulate the return signal. The
noise diode output passes through an isolator, bandpass filter, and amplifier to
bring it up to the maximum value required. Two remotely controllable attenuators
with a total range of 110 dB are then used to drop the noise level to the value
required for the test. The two attenuators give 0 to 110 dB in 10 AB steps and 0
to 11 dB in 1 dB steps. The attenuators are remotely controllable from the BCU
but also can be manually set from the front panel of the RSS. The attentuator
setting is displayed when operating in either total or remote control. The level
controlled output noise passes through an isolator and a circulator to get to the
RSS input/output port. From here the noise is sent via coaxial cable or wave-
guide depending on the uncertainties allowable in the test to the cross-guide
hybrid manifold that interfaces to the Scatterometer waveguide ports. For
routine tests, coax is used between the RSS panel and the manifold. For critical
tests including calibrations and thermal vacuum tests, the coax is replaced by a
waveguide to allow more stable and repeatable tests. The manifold consists of
cross-guide couplers at each port to the .,atterometer with each port connected
to the manifold via a short piece of flexible waveguide and each coupler having
its own load. The coupled outputs of each port are common with a waveguide load
on one end and either a W/G to coax adapter on the other end or just a W/G flange
(again depending on tolerances allowable for the test to be run). When the
Scatterometer is transmitting a pulse, the RF energy is partially coupled through
the manifold back via coax or waveguide to the RSS Panel. At the RSS Panel, the
signal is routed via the circulator through two 20 dB couplers to a dummy load.
One of the couplers has a diode detector so that the transmit pulse
characteristics can be analyzed via external equipment - oscilloscope, counter,
spectrum analyzer, etc. The other coupler feeds a power meter detector/power
meter for manual readout of the Scatterometer transmit power.
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In addition to the RSS panel containing a power meter and the set of equipment as
shown in Figure 3.2.6-10, the RSS includes the manifold of cross-guide couplers
connecting to the Scatterometer, support brackets for the manifold, coaxial and
waveguide runs from the panel to the manifold.
3.2.6.3 Test Software
The BCU software will be managed by a Software Project Management Plan. This
plan will be the master plan for mananing the software development work. The
plan explains the methods and schedule for development of the BCU software. The
plan also defines the implementation approach.
3.2.6.3.1 Design Techniques i
The following design techniques will be used to develop the BCU software:
a. Top-Down Approach
b. Structured Programming
i
c. Programming Teams	 1
d. Structured Walkthroughs
e. Unit Development Folders
Top-Down Approach. The Top-Down Approach will organize the BCU software system
into a tree structure of program modules. With this approach, the first step
will be to describe a generalized structure or set of program module to solve the
pro- gramming pr)blem. These first level modules will be divided into succeeding
levels of modules to form a tree-like pattern for the design and development
process.
	
Modules will be described to as detailed a level of functional
definition as is necessary to produce a relatively easily understood and 	 i
manageable Work Breakdown Structure. Coding and testing of subsystem modules
will follow the same hierarchical pattern of development with the highest or top
level of system modules being coded and tested first.
J
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Structured Programming. At the b^^,`r level, structured programming will deal
with the elimination of the "GO TO" statement within individual program modules.
The structured program will contain the following basic structures:
1. Sequences of two or more operations.
2. Conditional branches to one of many operations and return (i.e., IF Y
THEN A ELSE B).
3. Repetition of an operation while a condition is true.
Emphasis will be placed on restricting individual program modules to have a
single entry and a single exit.
Programming Teams. Progrann.ing Teams will consi:*. of the lead programmer/-
analyst, a backup programmer/analyst, and other team members. The lead pro-
grammer/analyst will be a senior software engineer responsible for the detailed
development of a subsystem. The backup programmer/analyst will assume the duties
of the lead programmer/analyst in the event of illness, etc. There will be a
central repository of all documentation, listings, source checks, and other
paperwork associated with the project.
Structured Walkthroughs. The "Structured Walkthrough" is a generic name given to
a series of reviews, each with different objectives and each occurring at dif-
ferent times in the software development cycle. It has six basic characteristics:
1. A walkth^ough is arranged and scheduled by the software developer.
2. Management does not attend.
3. Materials are handed out ahead of time.
4. Objectives are clearly communicated to attendees.
S.	 Emphasis is put on error detection rather than correction.
6.	 All technical members of the project team have their work p;,oduct
reviewed.
TP-2335A
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^ typical walkthrough will include three to five people with someone designated
is recording secretary. This person records all the errors, discrepancies,
leficiencies and inconsistencies that are uncovered during the walkthrough. This
-ecord becomes an action list for the reviews and a communication vehicle for the
-eviewers. Walkthroughs are very effective in achieving better quality programs
trat are less costly to maintain. Walkthroughs are also effective in improving
the testing, debugging, and documentation of the programs.
Unit Development Folders. Unit Development Folders is a notebook used for
recording everything about a piece of software will be a way of comparing
milestones to their schedules and a scheme for verifying that they have been
completed. They will provide a uniform and visible collection point for all
documentation and code associated with a software module. They will impose a
development sequence, establish a timeline, create audit trails, assume useful
documentation, reduce turnover problems, and enforce modularity. The folders
will be kept available and open to inspection at any time. They will be in a
central location independent of the programmers' control.
3.2.6.3.2 Design Tools
The following categories of design tools will be used to develop the BCU software:
a. Graphic Tools
b. Design Languages
Graphic Tools. Graphic tools depict processing in c. module in a pictorial form.
Graphic tools make use of a distinct symbology that enables representation of
structured programming constructs. The graphic tools that will be used are:
a. Functional	 Diagrams - A diagram representing the	 functional
relationships among the parts of a system.
b. Structure Charts - Hierarchical charts showing the functional
decomposition of a design into subfunctions
C.	 Data flow diagrams - Diagrams showing the flow of data between different
software functions.
I
^I
l
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Design Languages. Structured English, also called pseudo code, will be used to
provide a means of representing data and processing (the structured constructs)
in a textural form. A design language provides a set of well defined structures
that allows the writing of a software design in a form that is easy to
understand and can be translated into a computer language.
3.2.6.3.3 Programming Standards
Program modules will be kept to a manageable length and will be segmented into
reasonable amounts of logic that is easily understood. Attempts will be made to
keep modules small and concise, usually between 50 to 100 lines of code. Modules
will be self-explanatory due to the inclusion of meaningful comments and a header
section defining the input, process and output functions of the module.
3.2.6.3.4 BCU Software Structure
The structure of the BCU software is shown in Figure 3.2.6-11. This section will
briefly describe the BCU software in terms of inputs, outputs, and processing
functions.
Inputs
a. Raw data responses from the Scatterometer are received via the HP1000 to
BCU micro-processor interface.
b. The various software activities that perform monitoring and evaluation
of Scatterometer instrument operations are invoked via operator entry on
CRT menu displays.
c. Magnetic tapes that were created on the BCU can be retrieved by the BCU
for future processing.
Outputs
a. Menu displays are displayed on the CRT screen to allow the BCU operator
to interact with the BCU software.
b. Real-time data is displayed on the CRT screen during real-time tests.
C.	 Test procedure sequences are displayed on the CRT screen during
real-time tests.
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rI d. Engineering unit data can be displayed on the
	 line printer	 in	 various
l; formats.
( e. Evaluation data can be displayed on the line printer in various formats.;f
p f. Long-term trend data can be displayed	 on the line printer	 in	 various
formats.
' g. Digital Filters test data can be displayed on the line printer.
ff
I h. Responses to operator input are displayed on the CRT screen.
I. Various types of magnetic tape data can be created.
J. Various types of disk files are created.
Processing
a. Automated real-time tests are conducted from command sequences stored in
disk scenario files.
b. Raw response data from the Scatterometer is converted to engineering
unit values.
C.	 Various checks are performed in the real-time data received.
d. Subsystem evaluation is performed and parameter statistics of sensor
performance are maintained.
e. Long term trend analysis is performed to spot potential alarm
situations. Long term historical trend data is computed for subsystem
analysis.
f. Diagnostics are used to check the status of the various BCU links.
g. Various reports are formatted for line printer display.
h. Various CRT displays are formatted for operator observation.
P-2335A	 3-125/126
IC
Il
It
t
SECTION 4
I'
	 DT r,V APFAR
SECTION 4
RISK AREAS
4.1 HIGH VOLTAGE POWER SUPPLY (HVPS)
The High Voltage Power Supply in one of the risk items for long life missions.
This is due primarily to two causes. Corona effects gradually work away at HV
potting compounds and insulation so that any flaws in these materials gradually
sucumb to electric field stresses and breakdown occurs, and any arcing in the
high voltage components (including the TWT) and wiring causes stresses on the
semiconductors of the power supply such that they could eventually fail.
In an effort to eliminate the first of these causes of failures GE has a long
history of improvements in materials and processes aimed at eliminating the
microscopic weaknesses in materials which eventually lead to breakdowns. This
process of improvements is on-going and, even though the SASS HVPS was the
ultimate for MTBF in its day, present technology is permitting even longer life
and higher reliability. New circuit designs are also being implemented for
protecting circuitry against the effects of arcing and more rugged circuit
components are being identified. Life test data is being accumulated on various
new techniques. Most of the improvements are being made in conjunction with the
BS 2 program where GE is designing and building High Voltage Power Supplies.
Although it is hard to quantify the reliability and life of an HVPS it is felt
that the SASS design can meet the NROSS life requirement, but at a higher risk
than any of the other components (except TWT). In order to improve the
probabilitiese it .would be desirable to incorporate as many of the recent
improvements as possible; however, due to the limited resources for this study
and the ROM costing exercise the costs do not reflect any of these improvements
and are, in fact, for "build to print" SASS designs.
It is suggested that a study contract between now and the start of the NROSS
program aimed at defining and costing HVPS product improvements would be
desirable for reducing mission risks. Some improvements which could be
considered for incorporation are described below:
r
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1. BS-2 Style high voltage transformers, with unpotted primary windings.
This prevents crack propagation from primary to secondary, a common
failure mode.
2. Arc protection circuits similar to those designed for BS-2 HVPS.
3. Stress Analysis of modules using an advanced finite element techniques
to assure low-stress design having lower risk of crack propagation.
4.2 TRAVELLING WAVE TUBE (TWT)
The TWT will be similar to that used for Seasat, with scaling of the internal	 l
cavities to operate at the new frequency. Scaling the slow wave coupled cavity
structure somewhat to achieve operation at 13.995 GHz should not cause any
problems and no increase in cathode current density is expected. The TWT
redesign is thus low risk, since the 14.6 GHz TWT used for SASS had already been
redesigned from the 13.6 GHz design used for CW operation in BSE. Of greater
importance, however, is the limited lifetime expected of about 3 years for
operation within specs. Normal degradation of the TWT will result in out-of-
specification conditions prior to the end of five years in orbital operations.
4.3 FREQUENCY SOURCES
The 5 MHz reference frequency source is highly reliable and of low risk. It is
currently flight qualified and used in DSCS III. This source drives a Solid
State Source/Local Oscillator that is identical to the Seasat unit except for
minor adjustments in the multiplier circuits to accommodate the change in
operating frequency. The SSS/LO is thus of low risk also. 	 -Ii
'J
4.4 DIGITAL PROCESSOR
The Digital Processor is a high risk area because it has never been done before
for a flight instrument. The GE IR&D project which built a breadboard FFT
processor does prove that the "Advance Computational Element" LSI chip, designed
by GE, does work in an FFT processor. However considerations of power, speed,
reliability and accuracy are issues which will be seriously worked for the first
time on the NROSS project.)
1I
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The risks basically fall into two categories, those associated with new ground
being broken by the FFT processor and those resulting from considerable circuitry
to be designed in a very limited amount of time. In the first category fall such
items as:
1. Establishing band splitter requirements and performance characteristics
(Phase error and amplitude imbalance effects, etc.)
2. Aliasing problems
3. Cell-to-cell rejection
4. Dynamic range and resolution (word length requirements)
S.	 Cumulative processing errors (rounding errors)
6. Band overlap
7. Determine optimum windowing technique
8. Performance verification (complicated by co-registration)
In the second category there are no new or unique problems but merely much
circuitry to design in a limited amount of time, new devices to be evaluated for
reducing power consumption or size (CMOS memory, faster A/D converter, etc) and
some alternative schemes to be evaluated for on board co-registration.
The solution to minimizing these risks is to provide more up-front time to do the
required studies for the FFT and to permit an orderly evaluation of alternative
designs and advanced devices. It is recommended that a study/development phase
be implemented between now and the start of the program to do the following tasks:
1. Determine band splitter requirements and breadboard and test at least
one band.
2. Determine word length requirements for A/D Conversion, FFT processing,
accumulation.
3. Determine optimum windowing scheme
4. Determinc co-registration requirements (such as number of orbit updates)
and select an optimum circuit design from several options presently
identified.
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Design and build a breadboard of the digital processor, including: 	 l
sampling, A/D conversion, buffer memory, FFT processor, Hann weighting
(or other windowing) circuits, power estimation, accumulation, and co-
registration.	 :}
6. Using the above breadboard evaluate candidate advanced devices such as-
Sample/Hold circuits, A/D converters, CMOS memory, etc for optimizing
speed, power, reliability, and size.
7. Using the breadboard measure and characterize processor performance.
8. Using the breadboard determine and verify a cost effective procedure for
testing the processor performance. (With co-registration the number of
combinations of doppler center frequencies is large - how can filter
performance be best verified at all orbit positions).
	
Putting many men on a ,fob to meet a schedule milestone usually results in loss of 	
.1
efficiency. By doing some of the suggested up-front work the schedule is
	
effectively doubled and the resulting increased efficiency should result in some
	 =^
reduction of total program cost in addition to minimizing risks.
4.5 DOWNCONVERTERS
The XMIT Downconverter design will be modified from that of the Seasat A
	
Scat+aerometer to improve system reliability by substitution of a double balanced
	 1
mixer for the single diode mixer used in the Seasat A Scatterometer upconverter.
This will result in a low risk component. The Receive downconverter used in the
NROSS Scatter- ometer receiver will be similar or identical in form to the reasat
design, but adjusted principally to accommodate the change in operating
frequency. They too will thus be low risk designs.
`l
0
4.6 RECOMMENDATIONS
Most of the sensor subassemblies are designed to have or can be designed to have
an acceptable reliability and/or performance over the three (3) year specified
mission life. However, two special cases are considered high risk areas, and, it
is recommended that some effort be applied before contract award to minimize this
risk. They include the HVPS and the digital processor. The HVPS Is selected
because of its unusual internal electrical/mechanical stresses and the
unpredictable result of these stresses over the mission life; and, the digital
processor because the application of the FFT to this purpose advances the state-
of-the-art and characterizations of its performance to measure aO (K 
P
variance) would significantly minimize design risk.
The following activity is recommended for each:
HIGH VOLTAGE POWER SUPPLY
1. perform a stress analyses of the individual potted modules
2. identify high stress areas
3. recommend alternative solutions (if required)
4. fabricate a typical module incorporating selected improved design
S.	 perform an accelerated test to verify design life.
DIGITAL PROCESSOR
1. develop analytical model to determi ne performance under selected
variables (SNR, number of bits, control stability, etc.)
2. breadboard one 256 point FFT channel capable of processing a signal
simulating the expected return signal spectral bandwidth
3. test for performance characteristics (stability, dynamic range, etc.)
over the selected input variables (uncertainties)
4. plot data-submit report.
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SECTION 5.0 SUBCONTRACTOR ITEMS
The subcontractor data for the NROSS proposal was developed from the data used for the
NOSS proposal during the 1980-1981 time frame. The vendors chosen for the NOSS proposal
were asked to update their quotes to the 1983 time frame for the NROSS proposal.
All vendors responded with a budgetary or N.T.E. quote based on their 1980 input for
NOSS. The following are the vendors that submitted a quote.
• Hughes Edd - Traveling wave tube
• TRW Microwave (formerly Aertech) - L.N.A. and mixer/preamplifier
• Electro Magnetic Sciences - Antenna switching matrix and fixed ferrite
I	 devices
v Micro Semiconductor Corp. - KU band solid state noise source
• R.D.L. - Solid state source and local oscillators
• Aerojet - Antenna subsystem
Quotes were for 1 (one) each of an engineering model, a flight unit and a flight spare.
Costs for each unit or for non-recurring and recurring costs were not supplied. The
subcontracts are being handled through the Subcontracts suh-section of the Materials
1
(
	organization at General Electric.
l
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SECTION 6
SPARES
It is recommended that one each flight qualified subcontractor item and a
complete set of General Electric procured piece parts be supplied as spares.
These spares are included in the NTE cost submitted with the Final Report.
the subcontractor spares include the following items:
NAME
Antenna Switching Matrix (ASM)
Ferrite Isolators
Solid State Local Oscillator Assembly (SS/LO)
Travelling Wave Tube (TWT)
Low Noise Amplifier (LNA)
Frequency Source
Antenna
QUANTITY
1
1 Each Type
1
1
1
1
1 Each
Polarization
Possibility of a spare HVPS to match the TWT characteristics should be considered
during the design phase and will be supplied assuming concurrence by JPL. This
decision will be driven by the similarity/dissimilarity of the TWT operating
voltages and the expected reliability of the final design product.
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SECTION 7
SEASAT A SCATTEROMETER RESIDUAL HARDWARE
SECTION 7
SEASAT A SCATTEROMETER RESIDUAL HARDWARE
Three factors significantly affect the utility of the existing SASS residual
hardware. One is the change in frequency of the radiated signal from 14.6 GHz to
13.995 GHz; the second is the allowable space to install the hardware aboard the
NOAA-D bus; and, the third is the age of the hardware. Consideration to each
principal section of the scatterometer and the possibility of use of each
component is given below.
7.1 TRANSMITTER
The transmitter assembly includes the SSLO, the TWT, the ASM, the HVPS, the
antenna and various waveguide components such as couplers, ferrites, attenuators
and downconverters.
Hughes EDD has been queried regarding modification of the TWT to the new
frequency and have replied in the negative stating that to disassemble the TWT
and modify the various resonant cavities would be equivaleot to fabricating a new
EM TWT.
The SSLO is a usable item and will be returned to the vendor for adjustment to
the new frequency. This unit can be used for engineering development tasks or as
a flight spare. In the latter case, careful analysis must be performed to assure
that the assembly does not contain some shelf life limited materials/hardware.
fThe ASM contains resonant cavities and is specifically designed to operate at the
selected frequency. An assessment as to its utility during the NROSS SCATT
program was not completed. However, this unit is believed to fall into the same
category as the TWT.
The HVPS contains one module (the grid controller) which is not flight
qualified. In addition, each power supply is tailored to operate with a
particular TWT to accommodate the final anode voltages and currents within a very
tight tolerance. Assuming the voltages and currents required by the TWT fall
within the range supplied by the HVPS, and the grid module is replaced, there is
still the uncertainty of the potting material/assembly shelf life characteristics.
it
-1
Our present evaluation indicates that this assembly may be usable as an EM and as
a backup to the flight unit.	 l
The residual antenna hardware ccnsists of some waveguides, assembly fixtures, 	 _l
shipping containers, and the EM (half section) antennas developed for the
previous 14.6 GHz frequency. Aerojet General has evaluated this hardware and can
use the waveguides, the assembly fixtures (with some modification) and the 	
l
shipping containers.
Many waveguide components are unaffected by the frequency change and can be used 	 f
either as flight or as EM units depending on the space/volume allocated to the
T/R assembly and the resultant packaging configuration. Use of each component
can be determined when this information becomes known.
_l
7.2 RECEIVER
The receiver consists of a solid state noise source, a low noise amplifier (LNA) 	
.ldownconverters (2) and IF amplifiers.
The LNA used on SASS applied tunnel diodes. The LNA intended for use on NROSS 	 I
will use GaAs FET amplifiers for their desirable characteristics of higher input
saturation and low noise figure. The SASS LNA is not considered a usable 	 l
component for the NROSS SCATT program.
The solid state noise source may be usable "as is" with satisfactory calibration
at the new frequency and assuming there are no shelf life limiting parts within 	
.lthe assembly.
The downconverters and IF amplifiers may be usable, again, assuming that there 	 l
are no shelf life limiting parts within the assemblies and can be adjusted to the
new frequency. These components, however, are "off-the-shelf" type devices and	 —1
the cost to certify for flight compared to purchasing new hardware may not be
justified.
7.3 ANTENNAS
Antenna residual inventory consists of many lengths of waveguide, fabrication
fixtures, EM assemblies, a mass model, and shipping containers.
7-2	 TP-2398A
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The waveguide lengths are usable.
The fabrication fixtures are designed to enable assembly of a dull polarized
antenna. Possibility exists for modifying these fixtures to the single pole
antenna required for NROSS with some cost saving.
The EM assemblies (half length) are cut to the SASS 14.6 GHz frequency and are
not considered useful.
The mass model can be used with some adjustment to compensate for the difference
in NROSS antenna design. The attachment point interface is presently not known
and may make use of this item impractical.
Shipping containers are usable with some modification to accommodate the longer
(4 inches) antenna.
7.4 INTEGRATED ELECTRONICS ASSEMBLY (IEA)
Residual inventory for this assembly consists of piece parts, PWB, magnetic
assemblies and chassis assemblies.
The NROSS IEA is a completely new design. For this reason, only a very limited
number of piece parts are considered usable.
I
V
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SECTION 8
BUDGETARY COST
'
	
	 Budgetary (NTE) Costs for design, development, test and integration of one (1)
protoflight model is provided under separate cover. This NTE cost includes all
I manpower and material to deliver one protoflight model, mechanical and electrical
ground support equipment, test software, one mass model, two (2) drill fixtures,
and spares hardware as listed under Section 6.0.
Cost data was based on the RFP Statement of Work (SOW) and Exhibit 1 of the RFP
entitled "Design Requirements for the Scatterometer System for the NROSS
Spacecraft" and the following listed appendices.
Appendix A: Work Breakdown Structure
r. Appendix B: Work Breakdown Structure Task Description
Appendix C: Compliance Matrix	 Design	 Requirements	 for	 the	 Scatterometer
;. System for the NROSS Spacecraft.
{
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APPENDIX A
NROSS SCATTEROMETER
WORK BREAKDOWN STRUCTURE (WBS)
WBS ELEMENT
NROSS SCATTEROMETER PROGRAM
PROGRAM MANAGEMENT
Project Office
Project Office Staff
Contract Administration
Program Travel and Living (distributed)
Technical Management
Chief Engineer
	
e	 Performance Assurance Manager
Manufacturing Manager
Subcontract Management
Resources Management
Schedule Control
Financial Control (includes CPMS)
Materials
Configuration Management
Documentation
Technical Publications
Word Processing
SYSTEM ENGINEERING
System Analysis and Design
SYSTEM ANALYSIS (includes Math Models)
Link Calculations
Error Analyses and Budget
Measurement Requirements
Command and Data Management (included in 11.30)
Calibration Requirements
Return Signal Simulation
Cell Co-Registration
Failure Mode Effect Criticality (in 17.10.01)
Reliability Analyses (in 17.10.01)
Digital Filter and Proc'r Design
Electronics Circuit and Gain Stability
	
r=	 In-Orbit Calibration Requirements
RFI/EMI and Isolation Requirements
GE
WBS CODE
00.
10.
10.10
10.10.01
10.10.02
10.20
10.20.01
10.20.02
10.20.03
10.20.04
10.30
10.30.01
10.30.02
10.30.03
10.40
10.50
10.50.01
10.50.02
11.
11.10
11.10.01
11.10.01.01
11.10.01.02
11.10.01.03
11.10.01.05
11.10.01.06
11.10.01.07
11.10.01.10
11.10.01.11
11.10.01.12
11.10.01.13
A-1
C:	
i
SYSTEM DESIGN 11.10.02
Test Plans and Procedures Requirements 11.20
Interface Definition 11.30
System Sarety 11.40
INTEGRATION AND TEST PLANS AND P16CEDURE`. 12.
i
Electrical Subsystems 12.10
Mechanical Subsystems 12.20
System Integration, Functional 3nu Performance 12.30
Test Plans and Procedures
Environmental Test Plans and Procedures 12.40
Calibration Procedures 12.50
NOTE:	 X = 13. IN ALL COMPUTER TABULATED DATA.
t
SCATTEROMETER INSTRUMENT X
l
ANTENNAS X.10
GE Integration X.10.01
Antennas Subcontract X.10.02
TRANSMITTER X.20
Transmitter Integration X.20.01 1
Solid State Source/Local Osc. X.20.02
Upconverter X.20.03
Travelling Wave Tube X.20.04
High Voltage Power Supply X.20.05
Directional Detector X.20.06
Antenna Switching Matrix X.20.07
Waveguide Components X.20.08
RECEIVER X.30
Receiver Integration X.3U.01
Calibration Assembly X.30.02
RFI Filter X.30.03
Low Noise Amplifier X.30.04
First Mixer (Down Converter) X..30.05
Waveguide Components X.30.06
INTEGRATED ELECTRONICS ASSEMBLY (IEA) X.40 I_
IEA Integration X.40.01
Second Mixer and I.F. X.40.02 d
Signal Processor X.40.03
Di qital Controller X.40.04
A-2
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INTEGRATED ELECTRONICS ASSEMBLY (IEA) (Continued)
DC/DC Converter	 X.40.05
IEA Harness	 X.40.06
IEA Structure	 X.40.07
STRUCTURAL AND THERMAL X.50
Structure (Enclosure) X.50.01
Thermal Protection X.50.02
System Harnesses X.50.03
External Waveguide X.50.04
INTEGRATION, FUNCTION AND PERFORMANCE TESTS X.60
DELETED X.61
ENVIRONMENTAL TESTS X.70
CALIBRATION X.80
HI-REL PARTS X.90
INSTRUMENT GROUND SUPPORT EQUIPMENT/ SOFTWARE 16.
Bench Check Unit (BCU) 16.10
Cabinet - Three Bay
AC Power System
AC Power Cable
Time Code Generator
Osc./Pulse Gen. Panel
Output Interface Panel
Microprocessor Assembly
Power Supply
Power Control Panel
Modem
Strip Chart Recorder
Internal Cables/Harnesses
BCU Minicomputer
Test Adapters/Harnesses
Self-Check Panel
Recorder Switch Panel
Gcsilloscope
RSS Interface Panel
In-Plant BCU Maintenance
RETURN SIGNAL SIMULATOR (RSS)	 16.30
HIGH VOLTAGE POWER SUPPLY (HVPS) TEST SET
	 16.35
Test Software	 16.40
Management Plan and Control 16.40.01
Requirements and Preliminary Design 14.40.02
Requirements 16.40.02.01
Preliminary Design 16.40.02.02
Software Design/Code/Debug 16.40.03
i
Initialization S/W 16.40.03.01
Data Acquisition S/W 16.40.03.02
Data Storage S/W 16.40.03.03
Data Retrieval S/W 16.40.03.04
Data Conversion S/W 16.40.03.05
Data Evaluation S/W 16.40.03.06
Result Output S/W 16.40.03.07
Diagnostic S/W 16.40.03.08
Trend Analysis S/W 16.40.03.09
Utility S/W 16.40.03.10
Documentation 16.40.04
Test Plan 16.40.04.1
Test Procedure 16.40.04.02
User Manual 16.40.04.03
PPS&C 16.40.04.04	 l
Configuration Management 16.40.05	 J
Testing and Maintenance 16.40.06	 I
Software I/F Testing 16.40.06.01
Data Base Maintenance 16.40.06.02
Hardware Integration Tests
_(
16.40.06.03	 J
Machine Time 16.40.07
Shipping and Handling Equipment 16.50
MGSE Integration 16.50.01
Instrumentation Shipping Containers 16.50.02
Lift Sling 16.50.03	 1
Turnover Dolly 16.50.04
Drill	 Fixtures 16.50.05
Waveguide Shipping Containers 16.50.06
Calibration Equipment (excl. RSS) and Mod's 16.60
Special Test Equipment 16.70
Manufacturing Tooling 16.80_I
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PERFOR"ANCE ASSURANCE 17,
( Reliaeility 17.10
Reliability Assessment 17.10.01
Failure Reporting and Analysis 17.10.02
Quality Assurance 17.20
MR Coding/Rec.	 Insp. Planning 17.20.01
Process Control 17.20.02
MRB/Nonconformance Activity 17.20.03
Materials & Processes (Materials Acceptance) 17.20.04
Vendor QA 17.20.05
Receiving Inspection 17.20.06
Parts Engineering 17.20.07
Parts Laboratory 17.20.08
Safety (see WBS 11.40) 17.20.09
FIELD SUPPORT 18.
Integration and Test Support (S/C Level) 18.10l	 ( Support of Mission Contractor Meetings 18.10.01
Scatterometer Instr. Integration & Test at 18.10.02
Mission Contractor
I "
EM Integration and Test (None) 18.10.02.01
FM	 Integration and Test (one electronic assy)- 18.10.02.03
IGSE Maintenance and Modification 18.10.02.05
r Launch Support 18.20
I Open
Post-Launch Evaluation 18.40F	
(
Shipping 18.50
1. SPARES 19.
I Procured Spares 19.10
Spares Test, Storage and Administration 19.30
Spares Definition 19.40
^d
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APPENDIX B
NROSS SCATTEROMETER
WBS TASK DESCRIPTION
WBS CODE
10.00 PROGRAM MANAGEMENT
The contractor's Project Manager shall have full responsibility and authority to
manage and administer all phases of the contract. This encompasses all efforts
required to provide program management functions for the prime contract and for
all major subcontracts. It includes program planning, technical direction,
schedules, budgets, resources control, configuration management, staffing,
procurement, reporting, and control of all program efforts. The Project Manager
must have a direct line of communication to the top management in the event of
conflicts between competing projects for the allocation of resources and
personnel.
10.10 PROJECT OFFICE
The contractor shall provide all efforts for program technical direction and
management including planning and evaluation. The project office has the
sponsibility for ove, •all technical performance and resource management of the
prime contractor and major subcontractors. It is the focal point of all contact
with the government, including the scheduling and coordination of all meetings
and reviews.
It specifically includes the efforts of the program manage • 's staff, and contract
administration support. This task also includes all travel and subsistence
expenses required for contractor and subcontractor personnel to support the
program.
10.20 TECHNICAL MANAGEMENT
The contract shall provide technical management over all aspects of the SCATT
program including planning and evaluation, technical direction of program effort,
and supervision of subsystem managers. It shall include the management, review,
and technical performance evaluation for all other work performed by
subcontractors.
kWBS CODE	 -,
The contractor shall establish and conduct a formal program of planned, sched-
uled, and documented monthly technical progress reviews. The Project Manager
shall determine the participants in these reviews. However, JPL reserves the
right to attend and participate in any of the contractor's monthly reviews, or in
any other project meeting including those with subcontractors. 	 j
10.30 RESOURCES MANAGEMENT
The contractor shall provide administrative support to the technical organization 	 C
and personnri to maintain contractual, financial, and schedule control of the
program.
An effective financial reporting and control system shall be established and 	 i
maintained throughout the contract period. A continuous cost control procedure
shall be implemented.	 -1
A detailed program schedule shall be established and maintained. Changes in
schedule status shall be included in the weekly rapifax and quarterly technical
reports.
10.30.01 SCHEDULE CONTROL
This task includes the effort to develop and maintain a master program schedule, 	 -^
including preparation and maintenance of schedules for each task of the work
breakdown structure. 	 X^
10.30.02 FINANCIAL CONTROL
This task includes the effort to prepare and maintain program budgets; the 	
I
assessments of progress against them; the financial evaluation of changes on the
program; the preparation of management and customer financial reports; and imple-
	 71
mertation of cost control procedures.	 l
10.30.03 PURCHASING i
This task includes the purchasing organization effort to procure the parts,
materials and services required for conduct of the program.
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WBS CODE
10.40 CONFIGURATION MANAGEMENT
The contractor shall establish and maintain a Configuration Contol System in
accordance with JPL Spec. (TBO) "Configuration Management Requirements." The
system shall be defined in a Configuration Control plan that will be submitted in
preliminary form with the proposal and to be submitted in detail three months
after contract award. The Configuration Control Plan shall provide for estab-
lishment of a Configuration Control Board (CCB) at the contractor's facility
which shall evaluate and approve all proposed changes prior to implementation.
All Class I changes are subject to approval by the JPL; all Class II changes are
to be reviewed by the JPL Project Officer for proper classification.
Class I changes are those which impact or modify the sensor technical performance
requirements, technical interfaces, and delivery of principal hardware. Class II
changes are all changes not falling into the definition of Class I changes.
r	 10.50 DOCUMENTATION
The contractor shall' provide all efforts necessary for the compilation, review,
reproduction, and distribution of all documentation identified as deliverable
items in accordance with (TBD). This task also includes the preparation and
maintenance of other required program documentation. Specifically it includes
the creative effort to organize or outline the documents preparatory to their
( generation such as layout and publication services, editing, and other non-
technical documentation efforts. Except as specified, all dimensions in docu-
mentation shall use the English units. The contractor shall prepare and submit
to JPL, operation and maintenance manuals dedicated to the use of the scattero-
meter instrument and the IGSE. These shall contain pertinent information regard-
ing the use, operations, calibration, maintenance, and handling of the
equipment. The manuals shall include procedures, drawings, and diagrams required
for normal use, functional checkout, and minor troubleshooting of the equipment.
(. The contractor shall maintain a dated equipment test log, including records of
all pertinent unit test data and unusual occurrences. These logs shall be
available to th-- JPL Project Officer for review and reproduction at the contrac-
C
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tor's facility. Leqible carbon copies, or any other 	 of reproduction, of all
pages of the log Nooks shall be submitted to the Technical Officer on a monthly
	
e
basis. The original books shall be delivered with the equipment.
11.00 SYSTEMS ENGINEERING
The contractor shall provide the efforts required to define the overall instru-
ment design and the design concepts and performance specifications of the ele-
ments that are critical to the specified performance of the instruments, as well
as the definition of the test, alignment, and calibration requirements and
methods.
11.10 SYSTEM ANALYSIS AND DESIGN
The contractor shall perform a performance requirements analysis, including
structural and thermal, to assure that the performance requirements can be met.
The impact of the spacecraft attitude, orbit antenna squint angle and other
effects shall be included in the error analyses and budget. The system design
shall be followed by the selected design analysis and tradeoff studies necessary
to evaluate the impact on end-item performance in the event of specification
noncompliance at the subsystem and component levels. The contractor shall
provide the instrument analytical structural and thermal modes. All system and
subsystem design specifications shall be generated under this task in accordance
with the overall progru.a schedule. The budgets of weight, center of gravity, 	 F
1
power, number of commands and telemetry points shall be established for the
instrument system by the time of Preliminary Design Review (PDR) and updated
throughout the development program.	
.i
11.20 TEST PLANS AND PROCEDURES REQUIREMENTS
The contractor shall define requirements for the development and application of
test plans and procedures derived from subsystem and system specifications and
designs to insure that the material, parts, item, component, subsystem, or system
being tested, developed, fabricated, assembled, or integrated are in compliance
with JPL, Performance Specification (TBD). Included in this task is the estab-
lishment of the subsystem and system functional test procedure requirements, the
definition of test equipment requirements, and requirements for performance,
subsystem, and system testing. The final overall system level test procedure
!I
a^
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(	 should be referred to the SCATT performance specification to demonstrate
`
	
	 compliance. This task excludes the efforts to prepare test plan and procedure
documents, which are covered in WBS 12.00.
11.30 INTERFACE DEFINITION
It is required that the contractor define the instrument and spacecraft inter-
faces, and generate timely inputs to step releases to the spacecraft Interface
f
	
	 Control Document (ICD). The instrument shalt be designed to meet the require-
ments of the specifications for weight, power, volume, and thermal environment.
11.40 SYSTEM SAFETY
The contractor shall provide a System Safety Plan in support of all development,
qualification and flight acceptance test activities. The system Safety Plan
shall be in accordance with the requirements of NROSS/SCATT safety requirements
and shall address hazardous instrument operation and all ground 'handling oper-
ations starting with manufacturing operations and through instrument delivery in
order to:
o	 Ascertain potentially dangerous operation,
I o . Minimize the risk of hardware damage.
12.00 INTEGRATION AND TEST PLANS AND PROCEDURES PREPARATION
The contractor shall prepare subsystem and system plans for environmental quali-
fication test and sensor calibration. This task shall also include the prep-
aration of combined instrument/BCU operation and maintenance manual. These
documents shall be reviewed by the system engineering function and approved by
the JPL Project Officer before their implementation.
12.10 ELECTRICAL SUBSYSTEMS
Included are the transmitter, receiver and integrated electronics assembly
subsystems as required.
12.20 MECHANICAL SUBSYSTEMS
Included are the antenna, electronics housing, thermal control devices and
interconnecting waveguides.
TP2348A
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12.30 SYSTEM INTEGRATION
Included in this section are the plans and procedures necessary to successfully
r	 integrate the SCATT sensor electronics assembly exclusive of the antenna.
12.40 ENVIRONMENTAL TEST
An environmental plan and the required test procedures will be prepared which
collectively will demonstrate compliance to the SCATT specification
requirements. The plan and procedures will be submitted to the JPL Project
Officer a minimum of 30 days before its planned implementation.
12.50 CALIBRATION PROCEDURES
Calibration plans and procedures shall be prepared to fully characterize the
performance of the SCATT instrument under the expected orbital environment.
13.00 PROTOFLIGHT MODEL (PFM)
The PFM is a functional and performance scatterometer instrument system. It will
consist of one electronics assembly and six (6) antennas. The PFM will verify
the design for the specified performance and environmental requirements. All
useable Seasat-A Scatterometer residual subsystems, components, and IGSE will be
made available to the development program and supplied to the contract as GFE.
13.10 ANTENNAS
The contractor shall procure the Scatt antennas from an acceptable subcon-
tractor. Complete antennas patterns shall be provided for each antenna. To the
extent specified in the procurement specification.
13.20 TRANSMITTER
The contractor shall design, prepare drawings, procure parts and materials, and
fabricate, assemble and test the PFM transmitter subsystem.
13.30 RECEIVER
The contractor shall design and prepare drawings, and; fabricate, assemble and
test the receiver subsystem for the PFM Model.
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13.40 INTEGRATED ELECTRONICS ASSEMBLY (IEA)
The contractor shall design, prepare drawing, procure parts and materials,
s	 develop IEA breadboards, and; fabricate, assemble and test the IEA subsystem for
the PFM Model.(
s
F
13.50 THERMAL SUBSYSTEMS
The contractor shall provide all effort to design the thermal subsystem for the
SCATT sensor. All fabrication and testing of the thermal system to substantiate
the PFM design shall be included under this task.
13.60 INTEGRATION, FUNCTIONAL AND PERFORMANCE TEST
The contractor shall integrate the components and subsystems that make up the PFM
instrument and support system for purpose of functional and performance testing
to determine that the design will meet the SCATT specifications.
13.70 ENVIRONMENTAL TESTS
A complete set of functional and environmental tests are required on the IEA to
verify performance and stability at the specified flight environment.
13.80 CALIBRATION
The contractor shall perform a complete set of calibration tests to verify sensor
system performance and to compile the necessary data/tables to enable in-orbit
performance correction.
16.00 INSTRUMENT GROUND SUPPORT EQUIPMENT (IGSE)
The IGSE shall include all necessary hardware and software support tasks, in-
cluding assembly, handling, inspection, testing, calibration, maintenance, check-
out, integration with spacecraft, launch operations, shipping, and storage.
16.10 BENCH CHECK UNIT (BCU)
The contractor shall provide one BCU which conforms to the Performance
specification paragraph TBD. The BCU shall be a self-contained assembly, or
group of assemblies, that allows for functional verification and performance
demonstration of the instrument during testing, checkout, and calibration when it
is not integrated with the spacecraft. The BCU shall realistically simulate all
TP2348A	 B-7
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points of electrical interface with the NOSS spacecraft and will include control 	 --
fof experiment power, command timing functions, and data handling. The BCU shall
be capable of real-time recording, and near-real-time data reduction, and con-
_i
version of received power into engineering units. 	 It will display instrument
performance and state during all phases of test.
—c
16.30 RETURN SIGNAL SIMULATOR (RSS)
The contractor shall provide one RSS unit per the SCATT Performance Specification 	 -i
paragraph (TBD).	 t
16.40 TEST SOFTWARE	 C
The contractor shall generate all necessary deliverable test and calibration and
data reduction software to comply with requirements stated under WBS 16.10. The
instrument contractor shall prepare limited Software Users and- Programmers
	
w	 Manuals as may be required in support of the SCATT instrument integration and
^•	 test prior to delivery.
16.50 SHIPPING AND HANDLING EQUIPMENT AND PROCEDURES	 j
The contractor shall prepare a plan for packing, transportation, and receipt of
the deliverable hardware.	 The PFM shalt be shipped to the NROSS system 	
_!
contractor (TBD). Advance notice of the PFM shipment shall be made by TWX at	 1
least 1 week prior to shipment.	
.I
16.60 CALIBRATION EQUIPMENT AND MOD'S	 y
The contractor is responsible for design modification (if any) of the BCU during
spacecraft integration and check of instrument calibration at the launch site.
16.70 SPECIAL TEST EQUIPMENT
The contractor shall provide any Special Test Equipment (STE) required to test
the instrument and its subsystem. STE is defined as any required test equipment
	
'	 which is necessary during the assembly/integration phase and is not available
either as ao identified IGSE item or from existing test equipment pools.
I
F
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16.80 MANUFACTURING TOOLING AND TEST FIXTURES
The contractor shall provide tooling and test fixtures as required to perform the
contract. This task excludes the drill fixtures, which are identified as IGSE.
17.00 PERFORMANCE ASSURANCE
The contractor shall provide the efforts required for Reliability, Quality
Assurance, and Safety based on the provisions delineated in the instrument
specifications.
17.10 RELIABILITY
The contractor shall perform reliability analyses at the component level to
identify design deficiencies early in the development phase. The reliability
i
	 engineer will review subcontractor purchased items and recommend action as
r	 necessar; to improve hardware performance.
t.	 17.20 QUALITY ASSURANCE
The contractor shall provide all effort, equipment, and materials necessary to
insure adequate quality control for each system, subsystem, component and part
from the receiving of material, through manufacturing, inspection, test, and
shipping.
This includes the necessary quality assurance documentation to fulfill
contractual requirements. This effort will include participation in initial
program planning, schedules, customer specification review, vendor survey and
design reviews. It will also include providing quality inputs for procurement
documents, test and inspection procedures, and implementing corrective action
i	 when quality is marginal or unsatisfactory.
(	 17.30 SAFETY
The contractor shall support all efforts necessary in carrying out an approved
safety plan and shall implement safety procedures and equipment as appropriate at
the manufacturing/test stations.
TP2348A	 B-9
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If	 18.00 FIELD SUPPORT
The contractor shall provide all necessary support from the time the deliverable
hardware models leave the contractor's plant through spacecraft integration and
environmental testing and prior to launch and during post-launch performance
evaluation. Potential modifications due to failures or system interface
incompatibilities are not to be included as part of this cost since they cannot
be scoped or defined at this time.
18.10 INTEGRATION AND TEST
The contractor shall provide the necessary personnel, services, and equipment to
support the SCATT instrument integration with the NROSS Spacecraft. This effort
is reserved to an "as required" consulting basis during the antenna array as-
sembly on the spacecraft; during the electronic subsystems assembly and
checkout; during calibration checks; and during data analysis. This task will be
performed at the spacecraft contractor's facility.
18.20 LAUNCH SUPPORT - SPACE TRANSPORT SYSTEM (STS) INTEGRATION AND TEST
The contractor shall furnish the necessary personnel, services, and equipment to
support spacecraft integration and test at the launch facility.
18.40 POST-LAUNCH EVALUATION
The contractor shall support the post-launch instrument checkout, in-orbitit
performance evaluation, and instrument validation for a period not to exceed
thirty (30) days after launch. This effort is limited to data evaluation at
I	
either JPL or at a ground control facility.
18.50 SHIPPING AND HANDLING SERVICES
The contractor shall provide services for shipping and handling of the instru-
ments and required support equipment. Items destined for the NROSS System
Contractor will be shipped FOB his facility. For cost purposes, an East Coast
NROSS Spacecraft Integration Contractor is assumed.
19.00 SPARES
The contractor shall analyze instrument spares requirements and present a
recommended list of spares. All spare articles shall be identical and of the
same quality as the PFM instrument and shall be certified as flight ready.
B-10
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19.10 SPARES PROCUREMENT
This includes procurement of all major components, parts, and materials necessary
to assure an adequate level of operational spares. As presently conceived these
spares will consist of one (each) of the mayor subcontractor items and the neces-
sary piece parts to repair the flight hardware. A list is included in the Study
Final Report. No spares are currently planned for fabrication other than sub-
contract items.
19.30 SPARES TEST, STORAGE AND ADMINISTRATION
All spares shall be stored in a controlled area certified by the Quality As-
surance organization. An inventory by name, serial number, part number, and
quantity shall be furnished to the JPL Project Officer prior to delivery of the
PFM.
TP2348A	 B-11/12
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APPENDIX C
(	 COMPLIANCE MATRIX - DESIGN REQUIREMENTS
FOR THE SCATTEROMETER SYSTEM FOR THE NROSS SPACECRAFT
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